NASA CR. 130093

FINAL REPORT

for

PLATED WIRE MEMORY SUBSYSTEM

May 1970 - May 1972

Contract No.: NAS5-20155

Prepared by

Motorola Inc.

Government Electronics Div.

Scottsdale, Arizona

for

Goddard Space Flight Center
Greenbelt, Maryland



Reproduced by
NATIONAL TECHNICAL
INFORMATION SERVICE
US Department of Commerce
Springfield VA 22151



FINAL REPORT

for

PLATED WIRE MEMORY SUBSYSTEM

May 1970 - May 1972

Contract No.: NAS5-20155

Goddard Space Flight Center

Contracting Officer: Mrs. Dorothy M. Burel Technical Monitor: Mr. Charles Trevathan

Prepared by:

Motorola Inc. Government Electronics Division
Project Manager: Robert McCarthy

for

Goddard Space Flight Center

Greenbelt, Maryland

MOTOROLA

Government Electronics Division 8201 E. McDOWELL ROAD, SCOTTSDALE, ARIZ. 85252 Prepared by:

LaRon Reynolds Herschel Tweed

Approved by:

Larry Brown, Group Leader

Memory Group

James Thomas, Manager

Aerospace Data Section

TABLE OF CONTENTS

Paragraph		Title	Page
		SECTION 1	
		INTRODUCTION AND OVERALL PROGRAM SUMMARY	
1.	INT	RODUCTION	. 1
	1.1	Program Summary	1
	1.2	Results Attained	M SUMMARY
		SECTION 2	
		HISTORICAL PROGRAM SUMMARY	
2.	PRO	OGRAM HISTORY	4
	2.1	Initial Design and Construction	
	2.2	First Redesign	5
	2.3	Final Design	7
		SECTION 3	
		TECHNICAL DESCRIPTION	
3.	DES	CRIPTION	8
	3.1	System Configuration	8
	3.2	Electrical Interface	8
		3.2.1 Power Source Requirements	
		3.2.2 Thermistor Characteristics	
	3.3	Functional Characteristics	
		3.3.1 Memory Organization	
		3.3.2 Word-Line Selection and Drive	
		3.3.3 Control and Sequencing	
		3.3.4 Write Operation	
		3.3.5 Read Operation	28
	0.4	3.3.6 Power Requirements	29
	3.4	Electrical Parts	
		3.4.1 Logic Circuits	
		3.4.2 Discrete Resistors	
		3.4.3 Discrete Capacitors	
		3.4.4 Transformer	30
		3.4.5 Discrete Transistors and Diodes	
		3.4.6 Hybrid Circuits	30

TABLE OF CONTENTS (CONTD)

Paragraph	Title	Page
	3.5 Mechanical Design	36 39
	SECTION 4 TESTING	
4.	GENERAL	41 41
	APPENDIX I ACCEPTANCE TEST PROCEDURES	
	APPENDIX II QUALIFICATION TEST PROCEDURES	
	APPENDIX III ACCEPTANCE TEST PROCEDURES	

LIST OF ILLUSTRATIONS

Figure	Title	Page
1	Low Power, Random Access Spacecraft Memory, Motorola	
	Part Number 01-P13666B001	9
2	Memory System Electrical Interface	10
3	Overall Functional Block Diagram, Initial Design	17
4	Data Storage and Word/Digit Electronics, Block Diagram,	
	Diode Matrix Implementation	18
5	Simplified Memory Drive and Sense Diagram, Diode Matrix	
	Implementation	19
6	Overall Functional Block Diagram, Final Design	20
7	Data Storage and Word/Digit Electronics, Block Diagram, Transistor	
	Switch Implementation	21
8	Simplified Memory Drive and Sense Diagram, Transistor Switch	
	Implementation	22
9	Word-Line Selection Matrix	24
10	Sequencer, Logic Diagram	26
11	System Timing, Write Operation	27
12	System Timing, Read Operation	28
13	Delay Circuit, Functional Diagram	32
14	Word Current Generator, Functional Diagram	32
15	First Level Word-Line Selection Matrix, Functional Diagram	33
16	Second and Third Level Word-Line Selection Matrix, Functional	
	Diagram	33
17	Four-Channel Sense Amplifier, Functional Diagram	34
. 18	Digit Driver, Functional Diagram	35
19	Power Switch +5 V/-6 V	37
20	Power Switch +5 V/+5 V	37
21	Carrier Structure Construction	
41		38

SECTION 1

INTRODUCTION AND OVERALL PROGRAM SUMMARY

1. INTRODUCTION

This Final Engineering Report documents the overall activity and history of the work performed by Motorola, Inc., Government Electronics Division, Scottsdale, Arizona for the Goddard Space Flight Center, Greenbelt, Maryland, under NASA Contract No. NAS5-20155. The report is submitted in accordance with the requirements of Specifications S-562-P-24 and S-250-P-1A and covers the period from May 1970, to May 1972.

1.1 PROGRAM SUMMARY

The work performed under the subject contract entailed the design, development, construction and testing of a 4000 word by 18 bit random access, NDRO Plated Wire Memory for use in conjunction with a Spacecraft Input/Output Unit and Central Processing Unit.

The primary design parameters, in order of importance, were high reliability, low power, volume and weight. A single memory unit, referred to as a "Qualification Model," was delivered.

1.2 RESULTS ATTAINED

The memory unit was subjected to comprehensive functional and environmental testing at the end-item level to verify conformance with the specified requirements. Contract modifications were necessary in some areas, either to relax the requirements or to redefine noncritical parameters. All such modifications were relatively insignificant, with the possible exception of system weight and operating power consumption which, as exhibited by the delivered memory unit, were within the limits reflected in the original equipment specification (S-562-P-24) but would not meet the requirements as specified in Article XX of the contract schedule (6 pounds and 6 watts versus 4.5 pounds and 4 watts, respectively). The limits were revised to 5.5 pounds and 6 watts via subsequent contract modifications.

A comparison of the memory unit's most significant physical and performance characteristics versus the specified requirements is shown in Table I.

Table I. Memory Performance vs. Specified Requirements

Contract Reference	Specified	Measured
S-562-P-24 Mod. 3 (24 April 72)	125 in ³ 127 in ³	126.25 in ³
S-562-P-24 Art. XX (13 May 70) Mod. 3	6 1bs 4.5 1bs 5.5 1bs	5.41 lbs
S-562-P-24 Art. XX Mod. 1 (11 June 71)	6 watts 4 watts 6 watts	5.29 watts
S-562-P-24 Mod. 3	100 milliwatts 150 milliwatts	149 milliwatts
S-562-P-24 Art. XX	±5% on +5V ±2% on other ±5% on all	±5% on all
S-562-P-24	500 kHz	>500 kHz
S-562-P-24 Art. XX	700 nanoseconds 400 nanoseconds	<400 nanoseconds
S-562-P-24	-40°C to +85°C	Tested from -40°C to +85°C
S-562-P-24 Mod. 3	One Atm. to 10^{-6} mm Hg. One Atm. to 10^{-5} mm Hg. (Modified for test purposes)	Tested from one Atm. to 10 ⁻⁵ mm Hg.
	Reference S-562-P-24 Mod. 3 (24 April 72) S-562-P-24 Art. XX (13 May 70) Mod. 3 S-562-P-24 Art. XX Mod. 1 (11 June 71) S-562-P-24 Mod. 3 S-562-P-24 Art. XX S-562-P-24 S-562-P-24 S-562-P-24 S-562-P-24 S-562-P-24	Reference Specified S-562-P-24 Mod. 3 (24 April 72) 125 in³ 127 in³ S-562-P-24 Art. XX (13 May 70) Mod. 3 6 lbs 4.5 lbs 5.5 lbs S-562-P-24 Art. XX Mod. 1 (11 June 71) 6 watts 4 watts 6 watts S-562-P-24 Mod. 3 100 milliwatts 150 milliwatts S-562-P-24 Er% on +5V ±2% on other ±5% on all ±5% on all S-562-P-24 Art. XX 500 kHz S-562-P-24 Art. XX 700 nanoseconds 400 nanoseconds S-562-P-24 One Atm. to 10-6 mm Hg. One Atm. to 10-5 mm Hg. (Modified for

Table I. Memory Performance vs. Specified Requirements (Contd)

Characteristic	Contract Reference	Specified	Measured
Operating Vibration	S-562-P-24	Sinusoidal: 5-25Hz, 0.5 in DA 25-110Hz, 15g Peak 110-2000Hz, 7.5g Peak Two Octaves/Minute Random: 15Hz, 0.01g ² /Hz 15-70Hz, Linear Increase 70-100Hz, 0.31g ² /Hz 100-400Hz. Linear Decrease 400-2000Hz, 0.02g ² /Hz Two Min./Axis	Tested at specified levels.
Operating Shock	S-562-P-24	Two Shock Pulses of 30g for 6 and 12 milliseconds in three directions.	Tested at specified levels.

SECTION 2

HISTORICAL PROGRAM SUMMARY

2. PROGRAM HISTORY

The design, construction and test history, as relating to the hardware requirements of the contract, is summarized herein. The summarization is in chronological order from date of contract award to date of final delivery of the memory unit.

Historically, three distinct, major phases evolved in development of the final configuration; the initial design and construction and two phases of redesign.

2.1 INITIAL DESIGN AND CONSTRUCTION

The contractual agreement was consummated on 13 May 1970 and the design activity was started immediately. Significant negative aspects of this design were as follows:

- 1. Conventional diode-matrix configuration for word current switching. This approach requires active switching at both terminations of the word straps. Also, since the memory stack would otherwise tend to "float", creating severe noise problems because of capacitive coupling, this approach requires maintenance of stack charge levels on non-addressed word lines. The problems due to the capacitance become particularly severe if magnetic "keepers" are used to reduce effects of adjacent bit disturb. Although relatively inefficient with respect to memory cycle time, power usage, implementation complexity and noise control, the diode matrix configuration has been the approach generally used for word current switching in plated-wire memories.
- 2. Absence of keepers. The negative decision with respect to keepers was based primarily on past trade-off analysis of the affects of the added capacitance and adjacent bit disturb problems. The weight of the keeper material, although significant, was a secondary consideration.
- 3. Use of uncompensated digit drivers. Because of characteristics inherent in the plated-wire storage elements, the digit current transmitted through the wire during write operations should ideally exhibit a positive temperature coefficient if the operating temperature range requirements are significant. The digit current sources used in the initial design were not temperature compensated and, in fact, exhibited a slight negative coefficient.

- 4. Use of plated-wire manufactured to maximize output level. Based on effects of memory operational profiles considered, at the time, as imposing the most severe requirements, this particular wire was considered optimum.
- 5. Internal memory timing developed from an astable multivibrator and ring counter. This approach permitted adjustment of timing sequences in discrete, clock-period steps only and, although satisfactory in other respects, was somewhat costly in terms of system power because cycle time could not be optimized.
- 6. Independent strobe generation. There were several stages of logic between the output buffer storage register (clocked by the read strobe) and the last common point of reference between control of word current and generation of the strobe. Thus optimum placement of the strobe position relative to the plated-wire output was difficult to maintain and subject to significant error.

Construction of the initial design was completed in December, 1970. However, the memory stack did not meet the electrical requirements over temperature, exhibiting severe skew. After extensive analysis of the problem, the cause was concluded to be flux in the tunnel structures, introduced during the soldering operation. Attempts to chemically "flush-out" the tunnels were not wholly successful and the decision was made to build a new memory stack.

Fabrication and test of the new stack was completed in March, 1971. System level check-out was started shortly thereafter. The memory unit functioned properly at room temperature, however, difficulties were experienced at temperature and voltage extremes when performing adjacent-bit-disturb tests. The problems were partially a result of not being able to write properly because of the uncompensated digit drivers. Because of these problems, the contract delivery date was extended to permit design and fabrication of improved digit drivers. This effort was started in May, 1971.

In the interim, the assembled memory unit was loaned to GSFC for preliminary interface testing.

2.2 FIRST REDESIGN

.

The new digit driver design necessitated layout and fabrication of new printed circuit boards for two of the electronics subassemblies. The timing and control assembly was also completely rebuilt to permanently incorporate improvements in internal system timing previously "hay-wired" in. These changes provided improved temperature stability of critical timing signals, lower power consumption because of more optimized timing, and faster access time.

Tests performed at GSFC included interleaved read/write test patterns (i.e. successive read cycles on particular word lines with write operations on adjacent word

lines during alternate cycle times). The effects of such test patterns, which proved to be relatively severe with respect to test patterns normally used, had not been fully appreciated. The capability for generating such patterns was subsequently designed into the system level tester used at Motorola.

Upon return of the memory unit to Motorola (and prior to installation of the new digit driver and timing and control assemblies) magnetic sheet keepers were installed on one side of each plated-wire carrier structure to evaluate their effects. Some improvement was observed, however, because of constraints imposed on application of the keepers at the existing state of assembly ("loose" keepering on only one side of each carrier structure) the results were relatively inconclusive.

The three new board assemblies were installed in October, 1971. The plated-wires identified as marginal during previous testing were also replaced.

During subsequent testing at the system level, numerous bit errors were observed under conditions of high temperature and interleaved read/write test patterns. The memory stack was removed from the unit for comprehensive evaluation on a sophisticated, computer controlled test set-up which had been recently installed. Tests proved that the existing stack would not be useable without extensive rework because of residual materials (i.e. mold release) left in the tunnels after removal of the forming wires.

Cleaning of the tunnels by chemical and/or mechanical methods was proven feasible but was not considered to be the most desirable approach for the following reasons:

- 1. Removal of all plated-wire would be required, with only marginal assurance of success after one rework cycle.
- 2. New processes and techniques for stack construction, avoiding the problems associated with residual materials, had been developed and proven on sample units.
- 3. A much improved word-drive implementation had been designed and tested through in-house efforts. The new design was a less complex implementation, generated much less noise and was more compatible with the use of keepers.
- 4. New techniques for generation of system timing had also been developed which, in conjunction with the new word drive implementation, offered the potential for significant reduction in power consumption and better performance margins.

Consequently, several options were presented with recommendations that the memory stack should again be rebuilt, using the new word drive implementation with full keepering. Incorporation of the new timing circuitry was also recommended. This was the option exercised.

2.3 FINAL DESIGN

Fabrication and assembly of the final configuration was completed in March 1972.

In addition to the changes discussed previously, plated-wire with significantly improved "creep" and "crawl" characteristics was used in the new stack. The improvement was gained at some sacrifice in output level. Because of its relative imperviousness to adjacent-bit-disturb phenomenon, the new wire exhibited vastly improved operating margins.

Extensive worst-case testing was performed at both the memory stack and system level with good results. The predicted reduction in power consumption was also substantially achieved. The only problems encountered during formal, system-level testing were mechanical in nature (i.e. failure during vibration). After rectification of the problems, testing was successfully completed. Final delivery of the memory unit to GSFC was completed on 8 May 1972.

SECTION 3

TECHNICAL DESCRIPTION

3. DESCRIPTION

The memory unit is shown in Figure 1. It is identified as Motorola Part Number 01-P13666B001, Serial Number 001.

3.1 SYSTEM CONFIGURATION

Motorola Drawing Number 15-P13658B, Rev. X2 (included as an insert at the back of this report) completely defines the end-item package in terms of size, mounting pattern, finish, etc. The weight of the delivered unit was 5.41 pounds.

3.2 ELECTRICAL INTERFACE

Connectors J1 and J2 are Deutsch, Type 75020-442P, as modified and supplied by GSFC. The total memory interface is comprised of the following (Refer to Figure 2, Memory System Electrical Interface).

- 1. 18 Input Data Lines (to memory)
- 2. 16 Input Address Lines (to memory)
- 3. 18 Output Data Lines (from memory)
- 4. 1 Initiate Line (to memory)
- 5. 1 Read/Write Select Line (to memory)
- 6. 1 Read Complete Line (from memory)
- 7. 2 Thermistor Sensor Lines (from memory)
- 8. 7 Lines for -6.9V (to memory all lines common internally)
- 9. 5 Lines for +5.0V (to memory all lines common internally)
- 10. 12 Lines for Power and Signal Return (all lines common internally)



Figure 1. Low Power, Random Access Spacecraft Memory, Motorola Part Number 01-P13666B001.




Figure 2. Memory System Electrical Interface

The connector pin designations are as given in Table II.

All signal inputs and outputs are to, or from, TTL Series 54 Standard logic devices. All inputs present one unit load. There is no internal loading on any of the output signal lines. The 18 data output lines and the read complete line are driven from open collector logic elements whose output transistor is normally in the OFF state.

The electrical interface characteristics of the delivered unit are as follows. On all signal inputs, a logic ONE is defined as the most positive voltage level, with respect to the return. On all signal outputs, a logic ONE is defined as the high impedance state. All time relationships are defined from the 50 percent points of the respective signals. Transition times (where applicable) are as specified for TTL Series 54 Standard logic with loading as applied. Stability is defined as being above the minimum logic ONE level or below the maximum logic ZERO level.

Memory Capacity: 4096 words of 18 bits each (73,728 bits total).

Access: Random by word via 12-bit input address. Also provides for addressing by memory unit via four-bit bank address. All bank address bits must be at a logic ONE for access.

Access Time: 350 nanoseconds, maximum, from leading edge of Initiate signal.

Read Cycle Time: 1.20 microseconds, maximum, from leading edge of Initiate signal.

Write Cycle Time: 1.00 microseconds, maximum, from leading edge of Initiate signal.

Operate Rate: 0 to 500k operations per second, minimum, with any read/write ratio.

Initiate Signal: Active level = logic ONE. Minimum pulse width = 50 nanoseconds.

Maximum pulse width = 550 nanoseconds.

Read/Write Select: Read = logic ONE. Write = logic ZERO. Must be stable from leading edge of Initiate signal to end of read or write cycle.

Bank Address Lines: Must be at logic ONE level for minimum of 50 nanoseconds.

Leading edge of Bank Address or Initiate (whichever occurs latest) defines start of cycle.

Word Address Lines: Must be stable from leading edge of Initiate to end of cycle time.

Table II. External Connector Pin Assignments

Pin No.	Function	Pin No.	Function
J1-1A	Address Bit 2	J2-1A	Data Input Bit 2 ⁰
-1 B	Address Bit 2 ¹	-1B	Data Input Bit 2 ¹
-1C	Address Bit 2 ²	-1C	Data Input Bit 2 ²
-1D	Address Bit 2 ³	-1D	Data Input Bit 2 ³
-1E	Address Bit 24	-1E	Data Input Bit 2 ⁴
-1F	Address Bit 2 ⁵	-1F	Data Input Bit 2 ⁵
-1G	Address Bit 2 ⁶	-1G	Data Input Bit 2 ⁶
-1H	Return	-1H	Data Input Bit 2 ⁷
-1J	Read/Write Control	-1J	Data Input Bit 2 ⁸
-1K	Return	-1K	Data Input Bit 2 ⁹
-1L	Return	-1L	Data Input Bit 2 ¹⁰
-1M	Return	-1M	Data Input Bit 2 ¹¹
-1N	Initiate Command	-1N	Data Input Bit 2 ¹²
-1P	Not Assigned	-1P	Data Input Bit 2 ¹³
-2A	Address Bit 2	-2A	Data Input Bit 2 ¹⁴
-2B	Address Bit 2 ⁸	-2B	Data Input Bit 2 ¹⁵
-2C	Address Bit 2 ⁹	-2C	Data Input Bit 2 ¹⁶
-2D	Address Bit 2 ¹⁰	-2D	Data Input Bit 2 ¹⁷
-2E	Address Bit 2 ¹¹	-2E	Data Output Bit 2 ⁰
-2F	Bank Address Bit 0	-2F	Data Output Bit 2 ¹
-2G	Bank Address Bit 1	-2G	Data Output Bit 2 ²
-2 H	-6.9V	-2H	Data Output Bit 2 ³
- 2J	-6.9V	-2J	Data Output Bit 2 ⁴
-2K	-6.9V	-2K	Data Output Bit 2 ⁵
-2L	-6.9V	-2L	Data Output Bit 2 ⁶
-2M	-6.9V	-2 M	Data Output Bit 2 ⁷
-2N	-6.9V	-2N	Data Output Bit 2 ⁸

Table II. External Connector Pin Assignments (Contd)

Pin No.	Function	Pin No.	Function
J1-2P	-6.9V	J2-2P	Data Output Bit 2 ⁹
-3A	Bank Address Bit 2	-3A	Data Output Bit 2 ¹⁰
-3B	Bank Address Bit 3	- 3B	Data Output Bit 2 ¹¹
-3C	+5.0V	-3C	Data Output Bit 2 ¹²
-3D	+5.0V	-3D	Data Output Bit 2 ¹³
-3E	+5.0V	-3E	Data Output Bit 2 ¹⁴
-3F	+5.0V	-3F	Data Output Bit 2 ¹⁵
-3G	+5.0V	-3G	Data Output Bit 2 ¹⁶
-3H	Thermistor	-3H	Data Output Bit 2 ¹⁷
-3J	Thermistor	-3J	Return
-3K	Read Complete	-3K	Return
-3L	Return	-3L	Return
-3M	Return	-3 M	Return
-3N	Not Assigned	-3N	Return
- 3P	Not Assigned	-3P	Return

Input Date Lines: For write operations, must be stable from leading edge of Initiate to end of cycle time. For read operations, may be any level within TTL logic limits.

Read Complete Line: Presents high impedance (20k minimum) in quiescent state. Goes active (i.e. low impedance) at end of access time (maximum of 350 nanoseconds following leading edge of Initiate signal). Remains at active level for minimum of 250 nanoseconds and maximum of 450 nanoseconds. Will sink minimum of 10 mA at 0.3V in active state.

Data Output Lines: Presents high impedance state (20k minimum) in quiescent state. Goes active (i.e. low impedance) maximum of 30 nanoseconds following leading edge of Read Complete signal and remains active for minimum of 150 nanoseconds following trailing edge of Read Complete signal and maximum of 750 nanoseconds. (Subsequent units would be designed to prohibit active level on Data Output lines from starting prior to active level on the Read Complete Line and to constrain maximum duration of active level on Data Output lines to 600 nanoseconds). Will sink minimum of 10 mA at 0.3 V in active state.

3.2.1 Power Source Requirements

The memory unit operates from power sources of +5.0V and -6.9V. Requirements imposed on these power sources by the memory are as follow (all measurements made at connector terminals):

+5.0V:

Regulation: ±5%

Average Standby Current: 21 mA, worst-case.

Average Operate Current: 665 mA, worst-case at operate rate of 500k operations per second and read/write ratio of one.

Transient Demands: 50 mA, maximum, during cycle time.

Standby Power: 111 milliwatts maximum at +5.25 V.

Operate Power: 3.50 watts, maximum, at +5.25V and at operate rate of 500 kHz with a read/write ratio of one.

-6.9V:

Regulation: ±5%

Average Standby Current: 5.3 mA, worst-case.

Average Operate Current: 249 mA, worst-case at operate rate of 500k operations per second and read/write ratio of one.

Transient Demands: 60 mA, maximum, during cycle time.

Standby Power: 38.5 milliwatts, maximum, at -7.25 volts.

Operate Power: 1.81 watts, maximum, at -7.25 volts and at operate rate of 500 kHz with read/write ratio of one.

3.2.2 Thermistor Characteristics

The thermistor is mounted at the approximate center of the unit. It is a YSI Type 44006 precision element with a nominal impedance of 10k ohms at +25°C. The resistance versus temperature characteristic is given in Table III.

Table III. Thermistor Resistance Versus Temperature

				=					* c====			~			
•	RES.	IST <i>I</i>	ANC	E VE	RSU	JS 1	TEMI	PERA	ATU.	RE -	-80°	C to) +l:	50°C	,
TEMP	C RES	TEMPO	Ç RES	TEMPOC		TEMPO		TEMPO		TEMPO	RES	TEMPO	RES	TEMPO	RES
-80	3558K	—50	441.3K	-20	78.91 K	+10	18.79K	+40	5592	+70	1990	+100	816.8	+130	376.4
79 78	3296K 3055K	49 48	414.5K 389.4K	19 18	74.91K 71.13K	11 12	17.98K 17.22K	41 42	5389 5193	71 72	1928 1868	101 102	794.6 773.1	131 132	367.4 358.7
1 77	2833 K	47	366.0K	17	67.57K	13	16.49 K	43	5006	73	1810	102	752.3	133	350.3
76	2629 K	46	344.1 K	16	64.20K	14	15.79 K	44	4827	74	1754	104	732.1	134	342.0
75	2440 K	45 44	323.7 K 304.6 K	15 14	61.02 K 58.01 K	15 16	15.13K	45	4655	75.	1700	105	712.6	135	334.0
74 73	2266 K 2106 K	43	286.7 K	13	55.17K	17	14.50 K 13.90 K	46 47	4489 4331	76 77	1648 1598	106 107	693.6 675.3	136 137	326.3 318.7
72	1957 K	42	270.0K	iž	52.48K	18	13.33K	48	4179	78	1549	108	657.5	138	311.3
71	1821 K	41	254.4 K	11	49.94 K	19	12.79K	49	4033	79	1503	109 -	640.3	139	304.2
70	1694 K	40	239.8K	—10	47.54K	+20	12.26 K	+50	3893	+80	1458	+110	623.5	+140	297.2
69	1577 K	39	226.0K	9	45.27 K	21	11,77 K	51	3758	. 81	1414	111	607.3	141	290.4
68	1469 K 1369 K	38 37	213.2K 201.1K	8 7	43.11K 41.07K	22 23	11.29 K 10.84 K	52 53	3629 3504	82 83	1372 1332	112 113	591.6 576.4	142	283.8 277.4
66	1276 K	36	189.8 K	6	39.14K	24	10.41 K	54	3385	84	1293	114	561.6	144	271.2
65	1190K	35	179.2K	5	37.31K	25	10.00K	55	3270	85	1255	115	547.3	145	265.1
64	1111K	34 33	169.3 K 160.0 K	4	35.57 K 33.93 K	26	9605 · 9227	56 57	3160	86 87	1218	116	533.4 519.9	146	259.2
62	1037 K 968.4 K	33	151.2K	2	32.37 K	27 28	8867	57 58	3054 2952	88	1183 1149	117 118	519.9 506.8	147 148	253.4 247.8
61	904.9 K	31	143.0K	— <u>ī</u>	30.89 K	29	8523	59	2854	89	1116	119	494.1	149	242.3
60	845.9 K	—30	135.2K	0	29.49 K	+30	8194	+60	2760	+90	1084	+120	481.8	+150	237.0
59	791.1K	29	127.9K	+ i	28.15K	31	7880	61	2669	91	1053	121	469.8	1	
58	740.2K	28	121.1 K	2	26.89 K	32	7579	62	2582	. 92	1023	122	458.2	1	
57 56	692.8K 648.8K	27 26	114.6K 108.6K] 3	25.69 K 24.55 K	33 34	7291 7016	63 64	2497 2417	93 94	994.2 966.3	123 124	446.9 435.9	ł	
55	607.8K	25	102.9 K	5	23.46K	35	6752	65	2339	95	939.3	125	425.3		
54	569.6 K	24	97.49K	6	22.43K	36	6500	66	2264	96	913.2	126	414.9	ŀ	
53	534.1 K 501.0 K	23	92.43K 87.66K	7 8	21.45 K 20.52 K	37 38	6258 6026	67 68	2191	97	887.9	127	404.9	1	
51	470.1K	22	87.66K	9	19.63 K	+39	5805	69	2122 2055	98 99	863.4 839.7	128 129	395.1 385.6	1	
	470.110	<u> </u>		<u> </u>		1.00	0000	L 03	2000	1 33	033.7	123	303.0	↓	

3.3 FUNCTIONAL CHARACTERISTICS

An overall functional block diagram, data storage and word/digit electronics diagram and simplified memory drive and sense diagram for the diode matrix implementation (i.e. initial design) are shown in Figures 3 through 5. Corresponding diagrams for the transistor per word line implementation (i.e. final design) are shown in Figures 6 through 8.

3.3.1 Memory Organization

With respect to internal organization, both designs are identical. The memory is organized into 1024 memory words of 72 bits each. Each memory word therefore comprises four 18-bit external data words.

The internal organization evolved from the packaging approach. The memory stack itself is packaged on eight identical printed wiring, glass-epoxy substrates, with 128 two-turn word lines on each board, for a total of 1024.

Each word line wraps twice around 144 plated wires, with the corresponding wires in each of the eight boards connected in series. At the far end, each pair of adjacent wires is shorted together, forming seventy-two pairs, with each pair traversing between all 1024 word lines. The opposite ends of each pair terminate at the input of a differential sense amplifier. The outputs of a bi-directional digit driver current source is also connected to each pair of wires at the same end as the sense terminations. A specific bit storage location is formed at the crossover points of a particular word line and a pair of plated wires.

Using two wires for each bit storage (i.e. two crossovers) allows a differential implementation for information sensing, virtually eliminating common-mode noise problems and increasing the signal outputs at any given word current level, thus permitting operation at lower word currents than would have been required with a single crossover-per-bit implementation.

A memory word consists of the 72 bits under a single word line on a particular memory stack board. A particular data word address uniquely locates an 18-bit data word by identifying a word line and a group of 18 sense amplifier channels or 18 digit driver current sources.

In either design, the only electronics packaged as part of the memory stack is associated with word line selection. The rest of the electronics was packaged as four two-sided printed circuit board assemblies in the diode-matrix implementation and as three similar board assemblies in the final (i.e. transistor-per-word line) implementation.




Figure 3. Overall Functional Block Diagram, Initial Design




Figure 4. Data Storage and Word/Digit Electronics, Block Diagram, Diode Matrix Implementation




Figure 5. Simplified Memory Drive and Sense Diagram, Diode Matrix Implementation




Figure 6. Overall Functional Block Diagram, Final Design




Figure 7. Data Storage and Word/Digit Electronics, Block Diagram,
Transistor Switch Implementation




Figure 8. Simplified Memory Drive and Sense Diagram, Transistor Switch Implementation

3.3.2 Word-Line Selection and Drive

In the diode-matrix design, word-line selection was accomplished by actively switching both ends of the addressed word line. Implementation required a matrix of 32 word switch sources, 32 word switch sinks and 1024 isolating diodes. Each switch source was connected, through diodes, to 32 word lines. Each switch sink was connected to the opposite end of one word line from each switch source. Since each non-addressed word line must present a high impedance to the energized switch source, it was necessary to maintain (from a steady-state source) the charge level on stray capacitance associated with source activated/non-addressed word lines at a high enough level to prevent forward-biasing of the isolating diodes.

The diode-matrix implementation was relatively complex, quite noisy and slow because of charge transfer and stabilization requirements imposed by the stray capacitance.

Figures 8 and 9, together, show the word current selection and drive methods used in the final design.

Word line addressing is accomplished through a three-level tree of transistor switches. The first level steers the word current to one of 16 unique areas of the stack. One side of a memory stack board (i.e. a plane) comprises one of the sixteen unique areas. The first (or plane select) level is located in the sequencer. The second level further steers the word current to one of 8 word groups on the plane addressed via the first level. The third level finally steers the word current into one of 8 word lines in the particular word group addressed through the first two levels. The second and third levels are packaged on the memory stack boards.

The data word address is decoded in the sequencer, using SNC 5445 Binary-to-Decimal Decoders. Address bits 2^6 through 2^9 are decoded into 1-of-16 and identify the plane. Bits 2^0 , 2^1 , and 2^3 are decoded into 1-of-8 and identify the word group. Bits 2^2 , 2^4 , and 2^5 are also decoded into 1-of-8 and identify the word line within the word group. Bits 2^{10} and 2^{11} identify a particular data word location (1-of-4) along the addressed word line. The apparent anomaly in sequence of the bits allocated for identification of word group and word line is a result of test considerations. With the switching matrix implementation used in the system, the address bit allocation defined above will identify adjacent word lines across a plane when the address sequences in a straight 1, 2, 4, 8, 16 - - - binary code.

Since only one end of each word line is actively switched (with the opposite end returned to ground) only the addressed word-line has any voltage applied to it (with reference to the quiescent level). Thus, current flow in the stack resulting from




Figure 9. Word-Line Selection Matrix

charge transfer to/from stray capacitance is minimized and stack charge "restoration" is not necessary. The resulting design is significantly less complex, faster and more noise-free.

A transformer is used for coupling between the word current generator and the word line selection matrix to negate the need for a third, high-voltage power input. The transformer also provides some additional measure of noise reduction.

3.3.3 Control and Sequencing

Memory timing and control in the initial design was derived from a four-stage ring counter clocked by an astable multivibrator running at approximately 15 MHz. This is a very conventional approach but, where power consumption is a prime consideration and switching is used to minimize the average power required, not particularly efficient. The resolution at 15 MHz is only about 65 nanoseconds and events in the memory sequence could only be changed by this amount.

The final memory design does not use a discrete internal clock. Instead, memory sequences are generated from a series of programmable delays. A diagram of the sequencer logic is shown in Figure 10. Each dealy is programmable, independent of any other delay. (The actual programming is accomplished by selection of discrete component values). Thus, timing sequences can be optimized for performance and power consumption.

Power to all but a minimum of control logic is switched off between memory cycles. The delay circuit is designed to come up in a normalized state when power is applied.

When an Initiate signal occurs, the power switch is turned on. If the signal is of longer duration than delay $\tau_{\rm A}$ (approximately 35 nanoseconds), then the Initiate Override signal is actuated, locking the memory in the operate mode until the read or write cycle is completed.

Power to the digit drivers, sense amplifiers and associated logic is also controlled through the sequencer. The corresponding power switches are physically located on the digit electronics board assemblies.

Delays ${}^{\tau}_{\rm B}$ through ${}^{\tau}_{\rm E}$ are activated for a write cycle. Delays ${}^{\tau}_{\rm B}$ and ${}^{\tau}_{\rm D}$ set the width of the two phases of digit current and ${}^{\tau}_{\rm C}$ sets the separation between the two phases. Delay ${}^{\tau}_{\rm E}$ controls the duration of the word current. The ${}^{\phi}_{1}$ and ${}^{\phi}_{2}$ digit current controls for one of the four possible data words are activated, depending on the states of address bits 2^{10} and 2^{11} .

Delays τ_F through τ_I are activated during a read cycle. Delay τ_F starts the word current after power start-up transients have had an opportunity to dissipate. A pick-off from the word current level is delayed by τ_G and used as the read strobe, which




Figure 10. Sequencer, Logic Diagram

clocks the sense amplifier outputs into the output data buffer register. Delays $\tau_{\rm H}$ and $\tau_{\rm I}$ set the duration of the read complete and the post-read data hold periods, respectively.

3.3.4 Write Operation

The memory timing for a write cycle is shown in Figure 11. For proper operation, the address, data and read/write control signals must be stable prior to the leading edge of the initiate command and must remain stable until the write cycle has been completed.

When an initiate command pulse occurs in the presence of a low (or ground) level on the read/write control line, power to the sequencer and to the write electronics is turned on. A low impedance path is connected from the word current generator to a particular word line (through the word line selection matrix) as identified by address bits 2^0 through 2^9 . A group of 18 digit driver current sources is then energized for ϕ_1 current. The particular current sources are identified by address bits 2^{10} and 2^{11} . The polarity of current (i.e. direction along the plated wire element) from any current source is controlled by the logic level of the data input to that current source. The ϕ_1 digit current is then terminated and ϕ_2 current enabled. The two phases are of equal amplitude and duration. This balanced current implementation precludes any hysteresis build-up due to an unequal history of data "one" and "zero" writes.




Figure 11. System Timing, Write Operation

27

The word current generator is energized early enough that the terminating transition of the word current can be made to occur during the time when ϕ_2 digit current is at full amplitude. Data is "written into" the wire when the word current terminates in the presence of digit current.

At the end of the ϕ_2 digit current, the write cycle is complete and internal system power is turned off. A write cycle, from the leading edge of the initiate command to turn-off of system power, requires approximately 750 nanoseconds.

3.3.5 Read Operation

The memory timing for a read cycle is shown in Figure 12. For proper operation, the address and read/write control lines must be stable prior to the leading edge of the initiate command and must remain stable until completion of the read cycle.

When the initiate command pulse occurs in coincidence with a high level on the read/write control line, power to the sequencer and the read electronics is turned on. A low impedance path is again connected to the addressed word line through the word line selection matrix. A group of 18 sense amplifier channels are selected, as identified by address bits 2^{10} and 2^{11} .




Figure 12. System Timing, Read Operation

After any transients generated in the sense amplifiers have had a chance to settle out, the word current generator is energized. Signals are induced in the plated wires during the word current transients and are amplified by the sense amplifiers. The leading edge transient of the word current is controlled to effect the widest useable "window" in the sense amplifier output. The amplifier outputs are used as steering inputs to buffer storage registers. The polarity depends on the state of the information previously "written into" the plated wire.

The information "read out" during the turn-on transient of the word current is clocked into the buffer register by the strobe. The strobe is generated by a level detector in the current generator. This minimizes possible uncertainties in strobe position.

The read-complete signal is initiated when the data is clocked into the buffer register. It is maintained for a minimum of 250 nanoseconds and a maximum of 450 nanoseconds. Output data is maintained in the buffer register for at least 150 nanoseconds after termination of the read complete signal. At the end of this time the read cycle is complete and internal power is switched off.

The data and read complete sources are Series 54 open collector logic elements. A low impedance (i.e. output transistor on) denotes the active level for the read complete line and a logic zero on the data lines. The only time the low impedance condition will exist on a data line is during the actual read-out (per Figure 12) of a bit 0.

3.3.6 Power Requirements

The average power consumption in the memory is minimized through the use of solid-state power switches. During idle periods, power is switched off to all electronics except that required for detection of initiate commands and sequencer normalization. The nominal and worst-case maximum standby and operate power for operating rates of 500 kHz and read/write ratios of 1-to-1 and 4-to-1 are summarized in Table IV. As shown in the table the power is well within the specified 6 watts. Capacitive filtering is used on all power inputs to minimize the peak energy demands on the power source. Only two voltage inputs are required; ± 5.0 volts $\pm 5\%$ and ± 6.9 volts $\pm 5\%$.

		Nomi	nal	•	Worst-Case				
, •	+5.00 \	7, +25°C	-6.90 V	7, +25°C	+5.25 V	, +85 ^o C	-7.25 V, +85°C		
Standby Power	82.0 mW		82.0 mW 12.5		99.	99.8 mW		5 mW	
	4-1 R/W	1-1 R/W	4-1 R/W	1-1 R/W	4-1 R/W	1-1 R/W	4-1 R/W	1-1 R/W	
Operate Power	2.41 W	2.70 W	0.75 W	0.99 W	3.35 W	3.49 W	1.42 W	1.81 W	

Table IV. Memory Power Requirements

= 5.30 W @ 1-1 R/W

3.4 ELECTRICAL PARTS

High-Rel, screened parts were used in construction of the memory.

3.4.1 Logic Circuits

Series 54 TTL integrated circuit logic elements were used throughout the memory. When available, these were procured per the requirements of Marshall Space Flight Center Specification 85M02716. Devices not available per this specification were procured per MIL-STD-883, Class B.

3.4.2 Discrete Resistors

Two types of established reliability resistors were used in the memory; the RCRXXG Composition and the RNR55C metal film. Both types were procured to S failure-rate levels.

3.4.3 Discrete Capacitors

Three types of capacitors were used; the CSR13 style, established reliability tantalum with failure rate of R or lower, the CKR05 and 06 style, established reliability ceramic with failure rate of R or lower, and the CM series mica per MIL-C-5/18 with additional screening for DWV and IR.

3.4.4 Transformer

A single rf transformer was used in the memory for coupling the word current from the generator to the memory stack. The transformer was fabricated in-house to the requirements of MIL-C-15305, Type LT6K, with temperature cycling per MIL-STD-202, Method 102, Condition C, except 10 cycles at -55°C.

3.4.5 Discrete Transistors and Diodes

Only JANTX transistors and diodes were used in construction of the memory.

3.4.6 Hybrid Circuits

Eight different hybrid integrated circuits were used in the memory. These were all manufactured in-house and screened to requirements meeting or exceeding MIL-STD-883, Class B. (Operational vibration and power aging were waived on four of the eight types used in the final design). Each hybrid is briefly described, functionally, in the following paragraphs.

3.4.6.1 Delay Circuit

The delay circuit is shown, functionally, in Figure 13. Only the high-to-low transition at the input is delayed at the output, with both the true and complement outputs available. The delay is adjustable from a minimum of approximately 25 nanoseconds to a maximum of several microseconds.

3.4.6.2 Word Current Generator

The word current generator is shown in Figure 14. It consists, basically, of a controlled current source for which the turn-on slope and the amplitude are programmable by selection of external, discrete components. The current is gated on and off by an external enable signal. Input voltages are monitored and the word current is inhibited if voltage(s) is below a level of which the memory will operate properly.

There is also a level detector on the current output from which a trigger is developed for sampling the sense amplifier outputs during a read operation.

3.4.6.3 Word-Line Selection Circuits

The word line selection circuits are shown in Figures 15 and 16. A particular switch is closed by grounding the corresponding selection input. The first-level selection circuit is straightforward, a single input with four parallel, independently controlled switches to four outputs.

The second and third level switches are packaged together. A particular package contains one second level switch and two banks of four third level switches each. Each of four third level selection inputs controls one switch in each bank. A single selection input controls the second level switch. The pin-outs are configured so that a second level switch can be connected to a third level bank in a different package, as well as to a bank in its own package.

3.4.6.4 Sense Amplifier

The four-channel sense amplifier is shown in Figure 17. It consists of a monolithic MC 1546L amplifier clip in a special package with the input terminating resistors.

3.4.6.5 Digit Driver

The digit driver is shown in Figure 18. Basically, it consists of two current sources with steering such that, depending on the logic inputs, one of the sources may be enabled to conduct current through the load in a particular direction. The T1 and T2 inputs denote successive time periods for the two opposite phases of digit




Figure 13. Delay Circuit, Functional Diagram




Figure 14. Word Current Generator, Functional Diagram




Figure 15. First Level Word-Line Selection Matrix, Functional Diagram




Figure 16. Second and Third Level Word-Line Selection Matrix, Functional Diagram




Figure 17. Four-Channel Sense Amplifier, Functional Diagram




Figure 18. Digit Driver, Functional Diagram

current. The D and \overline{D} inputs denote the true and complement levels of an input data bit. If D is true, then current will flow in the direction indicated during T1 and in the opposite direction during T2. The current flow would be opposite if \overline{D} were true.

3.4.6.6 Power Switches

Two types of power switches are used in the memory. One type provides two independently controlled logic level (i.e., +5.0 V) outputs from the primary +5 V input. The other type provides two sets of +5.0 V and -6.9 V outputs from the corresponding inputs. Each set is controlled independently. The switches themselves consume no power when in the OFF state. The switches perform no regulation. They are shown functionally in Figures 19 and 20.

3.5 MECHANICAL DESIGN

3.5.1 Stack Design

The plated wire memory stack used in the LP RASM used a standard Motorola plane design for spaceborne memories developed to high reliability, quality assurance, and workmanship standards. The primary design goal of the stack was simplicity of fabrication combined with high reliability. The number of solder joints and plated through holes are minimized to accomplish this end. The stack consists of eight planes arranged and interconnected to meet the specific requirements of the LP RASM. Specific details of stack construction are described below.

3.5.1.1 Carrier Structure

The carrier structure, the heart of the memory plane, contains the word lines and the plated wire which stores the bits of data. The plated wires are installed in 0.007 diameter tunnels on 0.025 centers in a polyimide-FEP tunnel matt. The tunnel matt is constructed by forming the FEP (between the polyimide film) around dummy wires at controlled temperature, pressure and wire tension. After complete assembly processing the dummy wires are removed and the plated wire is installed in the tunnel.

Word lines of etched copper on polyimide film are laminated to each side of the tunnel matt so that they are perpendicular to the tunnels (plated wire). The word lines are double turn (twice around the wires per line). Their mechanical configuration is 0.010 wide conductor, an intervening 0.005 space and another 0.010 conductor, all on repetitive 0.050 centers. The word lines are printed and etched on a single piece of film which is wrapped around one end of the tunnel matt to encircle the wire. A lap solder joint at the other end of the tunnel matt creates the double turn in the word line. Farther away from the matt, on the same end, is a "window" in the polyimide film where the conductors are unsupported and can be lap soldered to the mother board.




Figure 19. Power Switch +5 V/-6 V




Figure 20. Power Switch +5 V/+5 V

Each carrier structure contains 64 word lines and 100 bit lines (plated wire tunnel pairs). To provide the desired storage capacity for the LP RASM only 72 tunnel pairs are populated (plated wire installed).

Keepers, of high magnetic permeability and processed with extreme care, are bonded to the outer surface of the polyimide film which support the word lines to contain the word line field and shield against external magnetic fields. The tunnel matt and word lines are carefully fabricated and then laminated into a subassembly using multilayer printed wiring board techniques. The keepers are then laminated using similar techniques. A cross section of the carrier structure is shown in Figure 21.




Figure 21. Carrier Structure Construction

3.5.1.2 Memory Plane

The memory plane is fabricated by laminating two carrier structures to each side of a motherboard. The motherboard is a two-sided printed wiring board which has a conductor pattern to match the carrier structure word line pattern in the "window" area. A lap solder joint in this window connects the word lines to the 8 x 8 word drive matrix on the motherboard. The input and return for the matrix is tracked to the edge of the board where flat flexible conductor is used to interface with the plane. Two

carrier structures per plane provide $128 \text{ word} \times 72 \text{ bit capacity.}$ Installation of the 8 word-drive flat packs per side, by lap soldering, completes the memory plane subassembly.

3.5.1.3 Plated Wire Stack

The memory stack consists of eight memory planes electrically and mechanically integrated into one unit to provide 1024 words x 72 bits of storage. The digit lines of each plane are interconnected with flat flexible circuitry bonded to the motherboard which permits the stack to be opened as necessary during assembly and rework. The plated wire is formed like a "hairpin" and installed into the top and bottom carrier structure (similar to a trombone slide). The two ends of the plated wire are lap soldered directly to the conductor of the interconnecting flex cable. This approach for installing the plated wire minimizes the number of solder joints required while providing the required stress relief.

Flexible circuitry is also used to interconnect common word drive signals from plane to plane and, combined with miniature connectors, carry all digit and word signals to the electronics. The use of flex circuitry interconnect provides controlled impedance and line characteristics. The connectors allow the stack to be connected/disconnected from the electronics with minimum effort.

During assembly, spacers are installed at each tie-down location on the planes to precisely position the planes relative to each other in the stack. The tie-downs are located to provide maximum stability under dynamic conditions.

3.5.2 System Packaging

The 4k x 18 bit Low Power Random Access Spacecraft Memory developed by Motorola consisted of a 1k by 72 plated wire stack, two digit drive/sense electronics boards and a timing/control/word drive board, all contained in an aluminum housing.

The concept of stacking the electronics boards in the same manner as the planes was used in the complete memory package. The timing/control/word drive board was located on top of the plated wire stack while the two digit drive/sense boards were located below the plated wire stack. This arrangement eliminates interference between signals as the digit line interconnects leave the plated wire stack in one direction while the word lines go the other direction. The memory internal assembly is shown in Figure 1.

The size of the memory plane (i.e., number of word lines, digit lines, required structural mounting and word drive matrix area) determine the "plan view" size of the system package. The basic plane size is 8.05" long x 4.3" wide and contains 6 tie-down screws. The electronics boards have the same mounting tie-down locations and length as the plane but are 4.5" wide.

Mechanically, each of the electronic boards are essentially identical. Each consists of a printed wiring board to which flat pack integrated circuits (Motorola plated wire hybrids or conventional logic) are lap soldered and a few discrete components are mounted. The digit boards contain the digit drivers, sense amplifiers, data input buffers and data output registers. The third board contains the timing and control logic and the transistor word drive select electronics.

After the boards are assembled, a thin conformal coating is applied to the board assembly. This coating provides protection in a high humidity environment, protection against shorting across components and a vibration damping effect on the boards. This provides an encapsulated assembly that is easily disassembled for servicing or repair.

Flat flexible cable is used for interconnecting between board assemblies. The flex interconnect is arranged so the plated wire stack and printed wiring boards can be assembled in the system stack (described previously) or opened out to provide access for testing or troubleshooting of the boards, the stack or the system. The connection to the external connector is a conventional hard wire harness.

The plated wire stack and electronics boards are assembled by stacking them into a single unit and installing them in a housing. Spacers are provided between the boards and the stack at the tie down locations to position them with respect to each other. Six special high strength screws pass through the spacers and secure the system in the housing.

The system assembly is contained in a single protective housing which was machined from aluminum. The Memory housing is 9.0" long x 5.8" wide x 2.8" high (exclusive of mounting flanges and connectors) establishing a volume of 126 cubic inches. The system has a total weight of 5.4 pounds.

3.5.3 Materials

Motorola's basic memory system design uses materials that meet the requirements of high reliability spaceborne hardware, particularly in the area of environment, outgassing and compatibility with other materials in the spacecraft. Materials are used that were approved on the Mariner'71 subsystems which Motorola designed and fabricated and have since been proven by the success of the mission. The use of any material is dependent not only on the material but also on its receiving the proper processing and cure. This factor was considered in the assembly procedures and processes used to fabricate the memory system.

All of the materials used in the LP RASM were submitted to the Chemistry and Physics Section of the Engineering Physics Division at GSFC for review and approval. From the preliminary design, some alternate materials were recommended and some changes in cure cycles were suggested. If data was not readily available on a material it was tested by the C&P Section to insure it met all requirements.

SECTION 4

TESTING

4. GENERAL

Comprehensive testing was performed on the memory and its components at the piece part level and at each level of assembly. The formal test documents for tests performed at the stack and system levels are included as appendices.

4.1 SYSTEM LEVEL TESTING

Both Acceptance and Qualification tests were conducted at the system level. Acceptance testing included complete functional tests at temperature extremes of $+85^{\circ}$ C and -40° C. The Acceptance Test Procedure and Test Data Records are included as Appendix I Acceptance Tests (except at high and low temperatures) were repeated after qualification testing.

Qualification testing consisted of both sine and random vibration, shock and altitude (to 10^{-5} mm Hg). The memory unit was continuously exercised during all qualification testing. The Qualification Test Procedure and Data Records are included as Appendix II.

4.2 MEMORY STACK TESTING

A 100 percent on-line test was performed on the plated-wire during manufacture under relatively severe test patterns and word/digit current variations.

In addition to the on-line wire test, the memory stack was subjected to comprehensive, worst-case tests, over temperature, at the stack level using an EH8500 computer controlled memory tester. These tests were performed in accordance with a formal stack test procedure, which is included as Appendix III. The procedure is quite definitive, however, and some explanation is probably in order relative to the test pattern shown in Figure 5 (page 10 of the test procedure).

The first three horizontal rows relate to word current in the word line correspond - ing to the particular bit under test and word currents in the two word lines immediately adjacent (i.e., left adjacent bit and right adjacent bit). The fourth row relates to digit current in the plated-wire corresponding to the particular bit under test.

The vertical columns relate to successive time slots, left-to-right except that, as indicated in the row labeled NO. OF CYCLES, the first group of three time slots is cycled through 10^3 times before stepping to the fourth time slot.

IWD identifies a maximum, or disturb, word current level. IWW and IWR identify a minimum word current level, which is worst-case for writing and reading in the bit-under-test. IDD1 and IDD2 identify maximum, or disturb, bipolar digit current levels. IDW1 and IDW2 identify minimum levels of the bipolar digit currents. These are worst-case for writing in the word-under-test.

During the first three time slots, information of a particular polarity is "hard-written" (i.e., under maximum word and digit current levels) into the bit-under-test and its two adjacent bits along the same plated-wire. This is done 1000 times and constitutes adverse history.

The opposite polarity information is then "soft-written" one time in the bit-undertest and then immediately read out, again with minimum word current. The resulting wire output represents an "undisturbed" condition (i.e., with no intervening activity at adjacent bit locations).

The next four program steps are cycled through a total of 10,000 times. During the first time slot, information opposite to that stored in the bit-under-test is written into one of the adjacent bits under conditions of worst-case maximum word and digit current levels. In the second time slot, maximum-level word current is pulsed through the word line corresponding to the bit-under-test. The same two steps are then repeated, only with reference to the other adjacent bit.

During the final time period, the bit-under-test is again read and compared to preset limits, using worst-case minimum word current.

Any wire which did not meet a minimum output level requirement of 5.0 millivolts, over temperature, was replaced. This amounted to a total of 35 wire pairs. There is a total of 576 wire pairs (72 pairs per plane times 8 planes) in the stack. The replacement incidence therefore represented approximately 6 percent, which is well within normal expectations.

4.3 HYBRID CIRCUIT SCREENING

All hybrid microcircuits used in the memory were subjected to extensive, 100 percent screening to criteria based on MIL-STD-883 criteria. In addition to comprehensive electrical tests at temperature extremes, these tests included precap visual inspection, centrifuge, operational vibration, stabilization bake, thermal cycling, power aging and leak testing. (As mentioned previously, operational vibration and power aging requirements were waived on a total of 138 hybrid circuits manufactured for the final design configuration).

APPENDIX I

ACCEPTANCE TEST PROCEDURES

			y	1/14 2						
APPLICATION			REVISIONS							
NEXT ASSEMBLY	USED ON	LTR	DESCRIPTION	DATE	APPROVED					
		X1	INITIAL RELEASE	2-1-71	LB					
		X2	Changed -6.2 V. to -6.5V. Added interleaved read/write test.	1-16-72	HRT					
			Deleted references to +15V							
		X 3	Retyped to Incorporate Procedural changes and corrections. Changed	4-17-72	HRT					

6.2V to -6.9V.

REV																											•	
SHEET																												
REV STATU	SR	E۷	XJ	Xl	XI	Х3	Х3	Х3	Х3	Х3.	Х3	Х3	х3	х3	Х3	хз	Х3	Х3	Х3	Х3	X2	хз			·			Ĺ
OF SHEETS	SH	EET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20						
INTERPRET D	RAWIN	G IN A	CCO	RDAN	CE W	/ITH	STAI	NDAR	DS F	RES	CRIB	ED B							_			LIST	SEE		• . ·			
UNLESS OTHE ALL DIMER INCHES AND TOLERANC	SIONS END I	are i Se. i	N FOR E	CHA MFG	BY	S. B.	Lot	t PRO NO.		3917	,			nme	nt E	lect	LA roni	cs D	ivisi	on /		SCOT	TSD/	ALE,		ELL F ZONA CR		
MATERIAL: CONTR NASS-20155 RANDOM A RELEASE PART NO.				ю.	01-	P13	666	В		ME			,															
APPROVED DATE SIZE CODE IDENT NO. DWG. NO. Exercise 2-1-7/ A 94990 12-P11215B																												
				خ		~	X	R	2	-1-) f	SC.	ALE									SH	EET	110)F	20		
V-1-B-199H-100	ιΔ.3/84) NWG	FOR	MAT			*					_									*				•			

TABLE OF CONTENTS

SECTION	SHEET NO.
1.0	SCOPE
2.0	REFERENCE INFORMATION
	2.1 Specifications Applicable
	2.2 Definitions
3.0	TEST EQUIPMENT AND ENVIRONMENTAL REQUIREMENTS
	3.1 Test Equipment
	3.2 Test Conditions 4
ls.0	PHYSICAL CHARACTERISTICS
	4.1 Weight
	4.2 Dimensions
5.0	ELECTRICAL TESTS
	5.1 Electrical Test Effort 6
	5.2 Log Book 6
	5.3 Interconnection 6
•	5.4 Functional Tests
6.0	TEMPERATURE TESTS
	6.1 Temperature Test Setup 17
	6.2 Thermal Cycle

MOTOROLA INC.	SIZE	CODE IDENT NO.	DWG NO.			
Government Electronics Division	A	94990	12- P11215B			
8201 E. McDOWELL ROAD						
SCOTTSDALE, ARIZONA 85252	SCALE	IREVIS	ion xi	SHEET	2	

1.0 SCOPE

This procedure and the test data sheet (12-P11216B) define the unit acceptance requirements for the Low Power Random Access Spacecraft Memory, Motorola Part No. 01-P13666B, manufactured under Contract No. NAS5-20155.

2.0 REFERENCE INFORMATION

2.1 SPECIFICATIONS APPLICABLE

S-562-P-24

Low Power Random Access Spacecraft Memory

12-P11173B

Motorola Plated Wire Memory Tester

Operating Manual.

2.2 DEFINITIONS

1 UP position on DATA and ADDRESS switches.

DATA and ADDRESS lamps ON

O DOWN position on DATA and ADDRESS switches.

DATA and ADDRESS lamps OFF

Tester Motorola Plated Wire Memory Tester

MSB Most Significant Bit

LSB Least Significant Bit

Error Lamps Lamp ON indicated ERROR present.

3.0 TEST EQUIPMENT AND ENVIRONMENTAL REQUIREMENTS

3.1 TEST EQUIPMENT

The calibrated test equipment listed below, or its equivalent, will be required to perform this test procedure. Any equipment used as an equivalent to that listed below shall be recorded in the data sheet.

MOTOROLA INC. Government Electronics Division	SIZE A	94990	12-	P11215B		
8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	IREVISION	Xl		SHEET	3

STANDARD TEST EQUIPMENT

ITEM	MANUFACTURER	MANUFACTURER'S MODEL OR TYPE	RANGE & ACCURACY
DC Milliammeter	Hewlett Packard	428BR	0-10 Amp.
Oscilloscope	Tektronix	585	50ns/cm
Scope Plug-In	Tektronix	82	Tr 1.5ns
Digital Voltmeter	Hewlett-Packard	3440A	Accuracy + .05% of reading
Counter	CMC	727BN	0.1% <u>+</u> 1/2 LSB
DC Multifunction Unit	Hewlett-Packard	ЭЦЦЦА	0-999.9 ma. 0-9.999 megohms
Oven	Wy le	CO-106-1800	-100°F to +500°F
Power Supplies	Precision Design Inc	5015-A	0-50V, 1.5 Amp.
Power Supplies	Precision Design Inc.	5015-8	0-50V, 1.5 Amp.
Pulse Generator	EH	139B	10Hz to 50MHz

NON-STANDARD TEST EQUIPMENT

(NO CALIBRATION REQUIRED)

Motorola Plated Wire Memory Tester Ol-P11170B001

NOTE:

The Motorola Plated Wire Memory Tester supplies inputs to the memory under test from SN5400 series logic and presents a single unit load of SN5400 logic on the memory output lines.

Motorola Tester Interface Box T-5909

NOTE:

The Interface Box puts a 51 ohm resistor in series with all of the signals going to the memory and provides a 1K pull up resistor to signals coming back from the memory.

3.2 TEST COUDITIONS

Unless otherwise specified all tests shall be performed under the following conditions.

3.2.1 Power Supply Voltage

The unit specified to be tested shall operate from the following DC source

MOTOROLA INC. SIZE CODE IDENT NO. DWG NO.

Government Electronics Division

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

SCALE REVISION X3 SHEET 4

AV-2-B-199H-100A-3/69 DWG FORMAT

_

voltages, +5V + 5%, and -6.9V + 5%.

3.2.2 Ambient Temperature

> The unit shall be tested in a laboratory area having temperature of $25 \pm 10^{\circ} \text{C} (77 \pm 18^{\circ} \text{F}).$

3.2.3 Ambient Humidity

Normal laboratory ambient, not to exceed 90%.

Ambient Atmospheric Pressure 3.2.4

Normal laboratory ambient.

3.2.5 Shielding and Isolation Requirements

No special precautions are required.

3.2.6 Stabilization Period

> The test equipment shall not be used to conduct tests until after a minimum warm-up period of 15 minutes.

3.2.7 Cooling

None required.

4.0 PHYSICAL CHARACTERISTICS

The volume and weight of the LP RASM are to be measured.

WEIGHT 4.1

> Place the LP RASM on the scale and read and record in the data sheet the weight of the memory in pounds.

DIMENSIONS 4.2

> Measure and record in the data sheet the outside dimensions as shown in Figure 1. Compute and record in the data sheet the memory volume by multiplying dimension W by dimension H by dimension D. (V = W X H X D).

		ROLA		
COVER	ment	Flectroni	ce D	ivision

SIZE

CODE IDENT NO. DWG NO. 94990

SCOTTSDALE, ARIZONA 85252

SCALE

12-P11215B

REVISION SHEET X3

- 5.0 ELECTRICAL TESTS
- 5.1 ELECTRICAL TEST EFFORT

The electrical test effort shall consist of a Functional Test (5.4), and Temperature Test (6.0).

5.2 TEST LOG

This test log shall be used to record the history of the memory starting from the first system test. It shall show all testing, rework and idle time of the memory.

5.3 INTERCONNECTION

All the Interface Box, set memory power to OFF. Connect the unit under test as shown in Figure 2, except that the Interface Box will not be connected to the Plated Wire Memory Tester. The connections are all labeled on the Interface Box.

Turn the coarse voltage controls fully counterclockwise and turn on power to all electrical test equipment.

Using the scope, adjust the Pulse Generator for $+3 \pm 0.1$ V positive pulses of 450 ± 10 nanosecond duration (at the 50 percent points) at a 500 ± 1.0 0 KHz rep rate. (Use the counter to adjust the rep rate). The pulse generator output must be terminated in 50 ohms and connected to the tester when making these adjustments.

Normal precaution shall be taken to ensure that the equipment is not dropped or damaged in any way while it is being handled, or while the connectors are being engaged.

5.4 FUNCTIONAL TESTS

MOTOROLA INC. Government Electronics Division	SIZE	CODE IDENT NO. DWG	NO. 12 - P11215B		
8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	REVISION	¥3	SHEET	6

5.4.1 Preliminary Control Settings

Set the Tester and Interface Box controls as follows and maintain these control settings unless otherwise directed in the individual tests.

CONTROL SETTING

Tester

RD 1-BD4 (24 Swtiches)
No. 0 Down
all Others Up

Tape Reader Fower Light Off

Run-Off-Rewind Switch Off

Tester Power Light On

Address Switches Down

Data Switches Down

Read/Write WRITE

Word Length 24

Read 1/Read 7 Switch READ 1

Address Pattern SEQ.

Data Pattern MAN

Frequency EXT.

Interface Box

Memory Select Switches All 2.4V

Input Current Switch GND

Output Pullup Resistor GND

WC Switch Off

Initiate Pulse Switch GND

WC2 Switch Off

Memory Power Off

MOTOROLA INC.

Government Electronics Division A

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252 SIZE | CODE IDENT NO. DWG NO.

A 94990

12-P11215B

SCALE REVISION X3 SHEET 7

AV-2-B-199H-100A-3/69 DWG FORMAT

1-7

5.4.1.1 Initial Power Supply Conditions

Using the DVM, adjust the three supplies as follows:

+5V to Interface Box: +5.0 + 0.1V

+5V to Memory: +5.0 + 0.1V

-6.9V to Memory: -6.9 + 0.1V

Set the meter selection switches to measure current and leave them in this position. Disconnect the output side of all three power supplies from the Interface Box.

All subsequent mention of +5V in the procedure refers to memory power unless otherwise specified.

5.4.2 Chassis Isolation

Using the digital chmeter verify that the impedance between the memory chassis and ground test point on the interface box is≥9 megohoms. Record the results in the Data Sheet.

5.4.3 Input Signal Loading

- 5.4.3.1 Connect the two +5V supplies to the Interface Box. (If the Interface Box supply overloads, reset it by turning its power off and back on).
- Remove the jumper wire from the INT PULSE test point. Connect the digital ammeter between the INT PULSE and INT PULSE SW test points. Momentarily turn the MEMORY POWER switch to ON and measure and record the current.

 Set the INT PULSE switch to the +2.4V position. Momentarily set the memory power switch to ON and again measure and record the current. Disconnect the ammeter and connect the jumper wire between the INT PULSE and INT PULSE SW test points.
- Replace the jumper from the MEMORY SELECT 1 test point to the MEMORY SELECT 1 SWITCH test point with the digital ammeter. Momentarily set MEMORY POWER to ON and measure and record the current. Set the MEMORY SELECT 1 SWITCH to the GND position. Momentarily set MEMORY POWER to ON and measure and record

MOTOROLA IN	.	CODE IDENT NO.	DWG NO.				
8201 E. McDOWELL ROAD	sion A	94990	12 - P11215B				
SCOTTSDALE, ARIZONA 85252	SCALE	REVIS	ION	×3	SHEET	8	

the current. Disconnect the ammeter and replace the jumper wire. Set the MEMORY SELECT 1 SWITCH back to the +2.hV position.

- Repeat paragraph 5.4.3.3 for MEMORY SELECT 2, MEMORY SELECT 3, and MEMORY 5.4.3.4 SELECT 4.
- Connect the ammeter from the READ/WRITE test point to the INPUT CURRENT 5.4.3.5 SWITCH test point. Set the Initiate Pulse Switch to 2.4V. Momentarily set the memory power switch to ON. Messure and record the current. Move the INPUT CURRENT SWITCH to the +2.4V position. Momentarily set the MEMORY POWER switch to ON and measure and record the current. Return the INPUT CURRENT SWITCH to the GND position.
- Connect the ammeter between the ADDRESS BIT 20 and the INPUT CURRENT test 5.4.3.6 points. Momentarily set the MEMORY POWER switch to the ON position and measure and record the current.

Set the INPUT CURPENT SWITCH to the +2.4V position. Momentarily set the MEMORY POWER switch to the ON position and measure and record the current. Set the INFUT CURRENT SWITCH back to the GND position.

Repeat the above two measurements at each of the 12 address bit test points. Connect a jumper between the R/W and CND test points. Repeat the above two measurements at each of the 18 DI test points (i.e. with the ammeter conn. between a DI test point and the INPUT CURRENT test point).

Verify that that MEMORY POWER switch is OFF. Remove the jumper from the R/W test point and install the jumper from the INT PULSE test point back in its original position.

- 5.4.4 Verification of Open Collector on Output Signals
- Connect the Interface Box to the tester. Connect the -6.9V power supply to 5.4.4.1 the Interface Box. At the tester, depress the STOP and RESET pushbuttons.
- Turn the MEMORY POWER switch ON and push the START button on the tester. 5.4.4.2

MOTOROLA INC. Government Electronics Division	SIZE	CODE IDENT NO. DWG NO. 94990	12-P11215B				
8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	REVISION	X 3	SHEET 9			
AV 2 P 1004 1004-3/69 DWG FORMAT		I - 9					

- tester will write a "O" in all data bits in all 4096 addresses one time and stop.
- Set the READ/WRITE switch on the tester to the READ position. Push the tester START buttom. Using the Dual Trace of the oscilloscope, measure and record in the data sheet the voltage at the READ COMPLETE test point 150 ns after the leading edge of the pulse at the INITIATE PULSE test point. The voltage shall be \$\le 100 mv\$.

(The read complete output for this test and the data outputs for the next test are terminated with a lK resistor to GND).

- 5.4.4.4 Measure and record in the data sheet the voltage at each of the 18 data output lines that occurs 500 ns after the leading edge of the Initiate Pulse. The voltage shall be \leq 100 mv. Push the tester stop button.

 Set the OUTPUT PULLUP RESISTOR switch to the +5V position.
- 5.4.5 Power Consumption
- 5.4.5.1 Using the DVM, adjust the +5V and -6.9V memory power supplies to +5.0 ±
 0.1V and -6.9 ± 0.1V, respectively. Record the voltages.

 Using the h28BR milliammeter, measure and record the current from the +5V memory supply. Compute and record the +5V power.
- 5.4.5.2 Deleted. (+15V Power Measurement).
- 5.4.5.3 Using the milliammeter, measure and record the current to the -6.9V supply. Compute and record the -6.9V power.
- 5.4.5.1 Compute and record the total Memory Idle Power.
- 5.4.5.5 Set the ADDRESS PATTERN switch to SEQ. and momentarily depress the RESET and START buttons. The tester should be cycling through memory addresses.
- 5.4.5.6 Repeat 5.4.5.1.

A	MOTOROLA INC.		CODE IDENT NO.	DWG NO.					
	overnment Electronics Division	A	94990		12-P1121	.5B			
	8201 E. McDOWELL ROAD					Invers			
1	SCOTTSDALE, ARIZONA 85252	SCALE	REVISI	ION	X3	SHEET	10		

- 5.4.5.7 Deleted. (+15V Power Measurement).
- 5.4.5.8 Repeat 5.4.5.3.
- 5.4.5.9 Compute and record the Total Active Power.
- 5.4.6 Read Complete Timing
- 5.4.6.1 Connect the oscilloscope as follows; trigger input jack to the INITIATE PULSE test point, channel A voltage probe to INITIATE PULSE test point, channel B voltage probe to READ COMPLETE test point.
- 5.4.6.2 Set DATA PATTERN switch to MAN.
- 5.4.6.3 Set READ/WRITE switch to READ.
- 5.4.6.4 Depress and release the RESET button, then the START button.
- 5.4.6.5 Synchronize the oscilloscope on the leading edge of the initiate pulse.
- 5.4.6.6 The read complete pulse shall be a negative pulse and shall be generated 500 nanoseconds maximum after the leading edge of the initiate pulse and the duration shall be 250 ns minimum and 450 ns maximum. (All timing relationships shall be measured at the 50% points.) Record the pulse delay and duration in the data sheet.

TO	ROLA	INC.
	Flootropics	

sion

SIZE

94990

12-P11215B

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

AV-2-B-199H-100A-3/69 DWG FORMAT

SCALE

X3 SHEET 11

CODE IDENT NO. DWG NO.

REVISION

- 5.4.7 System Function Tests
- 5.4.7.1 Depress and release RESET button. Set ADDRESS PATTERN switch to SEQ.

 Set DATA PATTERN switch to SEQ.
- 5.4.7.2 Depress and release START button. The tester will then begin cycling through all memory locations. It steps to the first address, writes a "O", reads a "O", writes a "l", reads a "l" in all bits in that address word, then steps to the next address, etc. The tester continues this cycle unless an error occurs.

Record any errors.

Test for 10 seconds. Use the counter to measure the elapsed test time. Depress the STOP button.

- 5.4.7.3 Set READ 1/READ 7 Switch in the READ 7 position. The READ 7 mode causes the tester to write a "O", read a "O" seven times, write a "l", read a "l", seven times in each memory locations.
- 5.4.7.4 Depress and release the START button. The Tester continues to cycle unless an error occurs.

Record any errors.

Test for 10 seconds.

- 5.4.7.5 Depress and release the STOP button.
- 5.4.7.6 Set DATA PATTERN switch to MAN.
- 5.4.7.7 Set READ-WRITE switch to WRITE.
- 5.4.7.8 Set all DATA switches to UP position. Depress and release RESET button.
- 5.4.7.9 Depress and release START button. Memory will cycle thru all 4096 addresses one time and stop.

CODE IDENT NO. DWG NO.

REVISION

MOTOROLA INC.

A | 94990

SIZE

12-P11215B

X3

SHEET

12

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

SCALE ...

1-12

- 5.4.7.10 Set READ-WRITE switch to READ. Depress and release RESET button.
- 5.4.7.11 Depress and release START button. Run for one minute. Record any errors.
- 5.4.7.12 Depress and release STOP button.
- 5.4.7.13 Set READ-WRITE switch to WRITE.
- 5.4.7.14 Set all DATA switches to DOWN position. Depress and release RESET button.
- 5.4.7.15 Depress and release START button. Memory will cycle thru all 4096 addresses one time and stop.
- 5.4.7.16 Set READ-WRITE switch to READ. Depress and release RESET button.
- 5.4.7.17 Depress and release START button. Run for one minute. Record any errors.
- 5.4.7.18 Depress and release STOP button.
- 5.4.8 Random Access Capability
- 5.4.8.1 Set READ-WRITE switch to WRITE.
- 5.4.8.2 Set ADDRESS PATTERN switch to MAN.
- 5.4.8.3 Select an address at random with the ADDRESS switches.
- 5.4.8.4 Set DATA switches in a random pattern. Depress and release RESET button.
- 5.4.8.5 Depress and release START button. The selected data will be written into the selected address.
- 5.4.8.6 Depress and release the Stop button. Set the READ-WRITE switch to READ.
- 5.4.8.7 Depress and release the START button. The data in this address location will be read out. If an error occurs, note this in the data sheet.
- 5.4.8.8 The operator should select 3 other addresses at random repeating steps 5.4.8.1 thru 5.4.8.7 and verify that the unit indeed does have random access capability.
- 5.4.9 Non-Volatility Test
- 5.4.9.1 Set ADDRESS PATTERN switch to SEQ.

	MOTOROLA INC. Sovernment Electronics Division		94990	DWG NO. 12-P11215B						
	8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	REVISION	×3	SHEET	13				
٩.	TO THE PARTY OF TH		 1-13							

- 5.4.9.2 Set DATA PATTERN switch to MAN. Set DATA switches to a random pattern.

 Depress and release RESET button. Set READ-WRITE switch to WRITE.
- 5.4.9.3 Depress and release START button. The tester will run through all 4096 addresses one time and then stops.
- 5.4.9.4 Turn memory power off.
- 5.4.9.5 Set READ-WRITE switch to READ...
- 5.4.9.6 Depress and release the RESET button.
- 5.4.9.7 Turn memory power on.
- 5.4.9.8 Depress and release the START button. If an error occurs, record this on the data sheet. If no error occur, no words were disturbed when the power was interrupted.
- 5.4.9.9 Depress and release the STOP button.
- 5.4.10 Memory Select Test
- 5.4.10.1 Set ADDRESS PATTERN switch to SEQ and DATA PATTERN switch to SEQ.
- 5.4.10.2 Set Memory Select switches to "0000".
- 5.410.3 Depress and release RESET button, then the START button. Tester shall indicate an error at the first address. Record the address on the data sheet.
- 5.4.10.3 with memory select switches set to "0001", "0010", "0010", "0100", "0110", "0111", "1000", "1001", "1010", "1011", "1100", "1101", and "1110".
- 5.4.10.5 Set MEMORY SELECT switches to "1111".
- 5.4.10.6 Set the No. O switch on BD1 to the UP position. Depress and release the RESET button, then the START button. Allow tester to run for 10 seconds.

 Record any errors. Depress and release the STOP button.

	MOTOROLA INC.	SIZE	CODE IDENT NO.	DWG NO.				
***************************************	Government Electronics Division	Α	94990		12 - P11215B			,
	8201 E. McDOWELL ROAD				16-11111)0			
	SCOTTSDALE, ARIZONA 85252	SCALE	REVIS	ION	Х3	SHEET	14	

I - 14

5.4.11 Worst Case Pattern Test

- Set the DATA PATTERN switch and the ADDRESS PATTERN switch to WCl. Turn 5.4.11.1 the WC switch ON. Depress and release the STOP and RESET buttons.
- 5.4.11.2 Depress and release the START button. The tester will execute the following sequence:
 - Write a "l" in every bit of every word 210 times.
 - b. Write a "O" once in every bit of every word under an even numbered word line in the stack.
 - c. Write a "l" in every bit of every word under an odd numbered word line and read the previously written "O" in every bit of every word under an even numbered word line until the operator sequences to the next group or until an error is detected. The READ light is lit during this cycle.

If any error lights are CM when cycle C starts, disregard MOTE: them and depress RESET one time prior to starting the one minute count. This applies to all worst-case pattern tests.

Run in cycle C for one minute. Record say errors on the data sheet.

- Press and release the WCl SEQ button. The tester will execute the pre-5.4.11.3 ceeding sequence except "even" and "odd" are interchanged. The WC20 and WC21 lights will indicate the second WC1 group is under test. Record any errors.
- 5.4.11.4 Repeat 5.4.11.3 for WCl groups 3 and 4 in which "1" and "0" are interchanged. Record any errors on the data sheet. Depress and release the STOP button. Turn the MEMORY POWER off.

MOTOROLA INC.	SIZE	CODE IDENT NO. DWG NO.	
Government Electronics Division	A	94990	12-P11215B
8201 E. McDOWELL ROAD			
SCOTTSDALE, ARIZONA 85252	SCALE	REVISION	X3 SHEET 15
ALLO DI SOUL SONA 2/69 DING FORMAT		I-15	

6.0	TEMPERATURE TEST
6.1	TEMPERATURE TEST SETUP
6.1.1	The temperature tests shall be conducted under normal laboratory
	conditions with the exception of temperature.
6.2	THERMAL CYCLE
6.2.1	Place the unit in the temperature chamber and re-establish the test
	setup as shown in Figure 2.
6.2.2	High Temperature
	Increase the environmental temperature to 85°C ± 3°C. Beginning 50
	minutes after the temperature chamber has reached 85°C, measure and re-
	cord in the data sheet thermistor resistance at 10 minute intervals.
	Do this by placing the digital ohmmeter across the THERMISTOR terminals
	on the interface box. At each measurement, except the first one,
	calculate the percent change from the previous reading. When the percent
	change is 10%, proceed to paragraph 6.2.2.1.
6.2.2.1	Set the ADDRESS PATTERN and DATA PATTERN switches to SEQ. Turn
	the McMORY FORTH to ON. Using the DVM, adjust the memory power
	supplies to $+5.25 \pm 0.02V$ and $-7.25 \pm 0.02V$.
	Measure and record the power supply voltage, current and standby
•	(idle) power (paragraphs 5.4.5.1 through 5.4.5.4, except do not
	readjust the voltages).
6.2.2.2	Depress the START button. The memory shall run without error for
	10 seconds. Record the results.
6.2.2.3	Messure and record the operating power (paragraphs 5.4.5.6 through
	5.4.5.9, except adjust the voltages to +5.25 + 0.02V and -7.25 +
	O.02V).

MOTOROLA INC.

Government Electronics Division

8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252

SCALE

CODE IDENT NO. DWG NO.

12-P11215B

SCALE

REVISION X3

SHEET 16

Depress the STOP button.

AV-2-B-199H-100A-3/69 DWG FORMAT

I-16

6.2.2.4 Repeat paragraphs 5.4.11.1 through 5.4.11.4.

6.2.2.5 Set the MEMORY POWER switch to ON.

Set the +5V supply to 5.0V ± .02 and the -6.9V supply to -6.9 ± .02V. Set the DATA PATTERN switch to MAN and the ADDRESS PATTERN switch to SEQ. Set the READ/WRITE switch to WRITE. Select a random pattern and push the START pushbutton. The tester will write the data once in each of the 4096 addresses and stop. Set the READ/WRITE switch to READ and push the START pushbutton. The memory will run without error. After 10 seconds, push the STOP button. Set MEMORY POWER to OFF.

6.2.3 Low Temperature

Remove the owen door and let the memory unit cool to approximately room temperature. Place the memory unit in a plastic bag and again seal the chamber.

Decrease the environmental temperature to $-40^{\circ}\text{C} \pm 3^{\circ}\text{C}$. Beginning 150 minutes after the temperature chamber has reached -40°C , measure and record in the data sheet thermistor resistance at 10 minute intervals. Do this by placing the digital chamber across the THERMISTOP terminals on the interface box. At each measurement, except the first one, calculate the percent change from the previous reading. When the precent change is $\leq 5\%$, proceed to paragraph 6.2.3.1.

6.2.3.1 Depress the START button. The memory shall run without error for 10 seconds. Depress the STOP button and record the results.

-	MOTOROLA INC.	SIZE	CODE IDENT NO. D	WG NO.				
ŧ	Government Electronics Division	Α	94990		12-P11215	SB .		
	8201 E. McDOWELL ROAD			· · · · · · · · · · · · · · · · · · ·				
	SCOTTSDALE, ARIZONA 85252	SCALE	REVISIO	N X3		SHEET	17	

- Set the +5V supply to $5.25V \pm .02V$ and the -6.9V supply to -7.25 \pm 6.2.3.2 .02V. Measure and record the power supply volt & the standby power (paragraphs 5.4.5.1 through 5.4.5.4, except do not readjust the voltages).
- Set the DATA PATTERN and ADDRESS PATTERN switches to SEQ. Push the 6.2.3.3 START pushbutton. Measure and record in the data sheet the operating power (paragraphs 5.4.5.6 through 5.4.5.9 except adjust the voltages $t_{10} + 5.25 + 0.02V$ and -7.25 + 0.02V).
- Set the +5V supply to $4.75 \pm .02V$ and the -6.9V supply to $-6.55 \pm .02V$ 6.2.3.4 .02V. Push the RESET pushbutton. The memory shall run without error for one minute. Record the results in the data sheet.
- 6.2.3.5 Repeat paragraphs 5.4.11.1 through 5.4.11.4. Turn the memory power OFF.

MO	TO	ROL	A	INC.
Govern	ment	Electro	nics	Division

A

SIZE CODE IDENT NO. DWG NO. 94990


8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

REVISION SCALE

12-P11215B

SHEET

18



FRONT




FIGURE 1. LP RASM OUTLINE DIMENSIONS

MOTOROLA INC.
Government Electronics Division

8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252

SCALE NONE REVISION X2 SHEET 19

AV-2-B-199H-100A-3/69 DWG FORMAT

I-19




FIGURE 2. ELEC TEST INTERCONNECT DIAGRAM

MOTOROLA INC.	SIZE	CODE IDENT NO.	DWG NO.			
Government Electronics Division	A	94990		12 - P11215B		} !
8201 E. McDOWELL ROAD						
	SCALE	REVIS	ION >	(3	SHEET	20

APPLICA	CONTRACT	1	HEVISHI15								
VEXT ASSEMBLY	USED ON	UTR	DESCRIPTION	DATE	APPROVED						
The second control of		Х1.	INITIAL RELEASE	2-1-71	ZB						
		x ₂	Changed -6.2V to -6.5V. Added interleaved read-write test. Changed operating power to 7W.	1-16-72	かんて						
		хз	Updated for compatibility with Rev. X3 of the ATP.	4-17-72	NRT						

PRE-QUALIFICATION TEST DATA

							_					7	T	1	1		ľ			1	1	1						
REV						<u> </u>				<u> </u>								<u> </u>	<u> </u>	ļ	ļ	ļ	<u> </u>	ļ				• .
SHEET							·											<u> </u>	<u> </u>		<u> </u>			<u> </u>				
REV STATU	S	REV	₹.3	73	:3	χ1.	73	χ.ι	(3	3	χ3	(3.	33	3	X.2	.73	.3	3	Х3			ļ	<u> </u>	<u> </u>				
OF SHEETS	St	IEET	1	1:	:	4	5	6	7	3	9	1.0	1.3.	1.2	13	5.4	15	16	1.7	<u> </u>	<u> </u>			<u> </u>				
INTERPRET D	RAVII	IG IN A	CCO	RDAN	ICE V	VITH	IATZ	IDAR	DS F	RES	CRIB	ED B	βY						FO	R ŁA	RTS	LIST	SEE		مخفصيس			
UNLESS OTHE ALL DIME INCHES AND	NSION END	S ARE ! USE. !	IN FOR	!	GY CBY		, L	ues ot t	······				over													LL 6		
TOLERANCES SEE NOTE MFG PROJ 391 MATERIAL: CONTRAS5-20155							91	7	ACCEPTANCE TEST PROCEDURE TEST DATA SHEET - LOW POWER RANDOM ACCESS SPACECRAFT MEMORY PART NO.01-P13666B							· or												
				NOT	TAS LICE				A T.			1										- N					· 15	1
				8		100) . f.			-7/		1	ZE A			49			UW			.p1	121	.GB				1
		•		\hat{\pi}	ROV	reu ∱	٠,٠٠٠	$P^{\mathfrak{p}_{\mathfrak{p}}}$	ATE	• !	A_{i}	SC	AL E									SH	EE:	i ()F	1	1	
AV-1-B-199H-1(0Λ-3/	9 DWC	i 1 () l	(LIAT		7						Ī-	21															

1.0	SCOPE		
	This test data sheet	is to be used to record	data as
	required by the Accep	tance Test Procedure fo	r the Low
	Power Random Access S	pacecraft Memory 12-P11	215B.
2.0	REFERENCE INFORMATION		
2.1	SPECIFICATIONS APPLIC	ABLE	
	S-562-P-24	Low Power Random Acces	ss Spacecraft
	12 -P11215B	Acceptance Test Proces Random Access Spacecra	dure, Low Power oft Memory
3,0	TEST DATA		
	Unit S/N	- · <i>(</i> 2	4-14-72
		Tested By	
ATP Par	a No.	MILME 22EB	BY: CLAVOE DOCHON
-	EQUIVALENT TEST EQUI	PM ENT	
3,1	MONTANIMI THOU DOLD		
			•
4.0	PHYSICAL CHARACTERIS	rics	Limit
4.1	WEIGHT		
	Weight of LP-RASM	5.41 pounds 4	E.G 5.5 pounds
4.2	DIMENSIONS		
	H = 2.860 in	ches	
		ches	
	MW = 8.97/ in	ches P.E.C.	
177 Ct. 8130 Cts. 1	SIZE SIZE	CODE IDENT NO. DWG NO.	
	ROLA INC. SIZE Electronics Division A	24222	211216 B
8701 E SCOT (SD	. McDOWELL ROAD ALL, ARIZONA 85252 SCALE	REVISION X3	SHEET 2
	IOUNE	1	

REVISION 1-22

SCALE

AV-2-B-100H-100A-3, 69 DWG FORMAT

	s/n 00/	Date of Test	4-19-72
	,	Tested By	11-L. 2
		WITNESSED BY:	CLAUDE DOCHOR
			Limit
	D = 3.273 inches		
	MD = 6.291 inches		
	V = H X W X D = 106.25 i	inches P.E.C.	∠127 inches
5.4.2	Chassis Isolation		
÷	Impedance >	9 MEG sz	≥9 megohms
5.4.3	Input Signal Loading		
5.4.3.2	Current from INITIATE PULSE to Gr	nd <u>,98</u> ma	42 ma
	Current from 2.4V to INITIATE PUL	LSE <u>1.9</u> µa	420 μa
5.4.3.3	Current from MEM SEL 1 to Gnd	.96 ma	≟ 2 ma
	Current from 2.4V to MEM SEL 1	<u> , μ</u> α	≟20 μa
			•
		P.F.C	•

MOTOROLA INC.	SIZE	CODE IDENT NO.	DWG NO.		· .
Government Electronics Division	A ⁻	94990	12-P1	1216B	
8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	REVIS	lon x:	ISHEET	3

001 S/N

	S/N	001	<u> </u>			1	Jace of	Liest		
			•		·	7			#. Lu	
5.4.3.4	Current	from	MEM SEL	2 to G	nd	16	6.2.C	•	Limits 2 m	ia
	Current					•			≟ 20 μ	ıa
	Current	from	MEM SEL	3 to G	nd	96	ma		∠ 2 n	ıa
	Current	from	2.4V to	MEM SE	L 3/	<u>, 2</u>	μа		£ 20 ↓	ıa
	Current	from	MEM · SEL	4 to G	nd	96 .	ma		≰ 2 n	na
	Current	from	2.4V to	MEM SE	L 4/	1,3	μа		£20 ↓	ıa
5.4.3.5	Current	from	READ/WR	ITE to	Gnd	98	ma		£ 2 n	na
	Current	from	2.4V to	READ/W	RITE _	7.9	μа		£ 20	1a
5.4.3.6	Current	from	ADDRESS	2^0 to	Gnd	.89	ma		4 2 r	na
	Current	from	2.4V to	ADDRES	ss 2 ⁰ _	.49	μа		≤ 201	та
	Current	from	ADDRESS	2 ¹ to	Gnd	91	ma		£2 1	na
	Current	from	2.4V to	ADDRES	ss 2 ¹ _	38	μа		≟ 20;	μa
	Current	from	ADDRESS	2 ² to	Gnd	.89	ma		42 1	ma -
	Current	from	2:4V to	ADDRES	ss 2 ² _	.57	, µа		± 20	μа
	Current	from	ADDRESS	2^3 to	Gnd	89	ma		£2 1	ma
	Current	from	2.4V to	ADDRES	ss 2 ³ _	37	. µа		£20	μа
	Current	from	ADDRESS	2 ⁴ to	Gnd	89	ma		£2	ma
	Current	from	2.4V to	ADDRES	ss 2 ⁴ _	47	_ μ α		<u> 4</u> 20	μа
							-			



CODE IDENT NO. DWG NO. SIZE 94990 Government Electronics Division A

-12-P11216B

X1

8701 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85752

2 D 100H 100A 3 CO DWC COPMAT

SCALE

REVISION

SHEET

-1

MOTOROLA INC. Government Electronics Division	SIZE A	94990	DWG NO. , 12-P11216B		. •
8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	REVIS	ION X3	SHE	ET 5

MOTOROLA INC. Government Electronics Division

8201 E. McDOWELL ROAD

SCOTTSDALE, ARIZONA 85252

SIZE

CODE IDENT NO. DWG NO.

X 1

94990 Α

12-P11216B

REVISION SCALE. 1-26

SHEET

G

D

WITNESSED BY: CLAUDE DOCHOW

Date of Test 4-19-12

Tested By

Limits

∠ 2 ma Current from DATA IN BIT 10 to Gnd ________

Current from 2.4V to DATA IN BIT 10 .8 µa <u>4</u> 20 μa

Current from DATA IN BIT 11 to Gnd /// ∠ 2 ma

Current from 2.4V to DATA IN BIT 11 _. 8 µa **4 20 μa**

Current from DATA IN BIT 12 to Gnd _______ ma ∠ 2 ma

4 20 μa Current from 2.4V to DATA IN BIT 12 ____ µa

Current from DATA IN BIT 13 to Gnd /// ma 4 2 ma

£ 20 μα Current from 2.4V to DATA IN BIT 13 ___ µa

Current from DATA IN BIT 14 to Gnd /// ma 4 2 ma

<u>4</u> 20 μa Current from 2.4V to DATA IN BIT 14 __, 8 µa

Current from DATA IN BIT 15 to Gnd /// ma 4 2 ma

± 20 μa Current from 2.4V to DATA IN BIT 15 / µa

2 2 ma Current from DATA IN BIT 16 to Gnd // ma

£20 μa Current from 2.4V to DATA IN BIT 16 _/.O µa

∠ 2 ma Current from DATA IN BIT 17 to Gnd /// ma

Current from 2.4V to DATA IN BIT 17 /. / µa

4 20 μa

SHEET

7

P.E.C.

MOTOBOLA INC.

SIZE

CODE IDENT NO. DWG NO.

Government Electronics Division A 94990

12-P11216B

X3

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85752

V.2-B-199H-100A-3/69 DWG FORMAT

SCALE REVISION 1 - 27

Date of Test 4-19-72

rested By A. Lund

	Tit.	
5.4.4	Verification of open collector on output signals	Limit
5,4.4.3	READ COMPLETE voltage <75 mv	∠100 mv
5.4.4.4	DATA OUT BIT 0 voltage 50_ n.v	≤ 100 mv
	DATA OUT BIT 1 voltage 75 mv 75 MV 75 PRINT 0000	∠ 100° mv
	DATA OUT BIT 2 voltage Socomy P.E.C.	≤100 mv
	DATA OUT BIT 3 voltage mv	∠100 mv
	DATA OUT BIT 4 voltage 50 mv	∠100 mv
	DATA OUT BIT 5 voltage 75 mv	4100 mv
	DATA OUT BIT 6 voltage 75 mv	≤100 mv
	DATA OUT BIT 7 voltage 50 mv	∠100 mv
	DATA OUT BIT 8 voltage mv	₹100 mv
	DATA OUT BIT 9 voltage mv	≟100 mv
	DATA OUT BIT 10 voltage 75 mv	≤100 m v
	DATA OUT BIT 11 voltage 75 mv	£100 mv
	DATA OUT BIT 12 voltage 75 mv	∠100 mv
	DATA OUT BIT 13 voltage 75 mv	≰100 mv
·	DATA OUT BIT 14 voltage %5 mv	4100 mv
	DATA OUT BIT 15 voltage mv	≟1 00 m v
	DATA OUT BIT 16' voltage 75 mv	≟100 mv
	DATA OUT BIT 17 voltage 85 mv	£100 mv

₽.4.6.

MOTODOLA INC.	SIZE	CODE IDENT NO.	DWG NO.		•	
Government Electronics Division	Α	94990		12-P11216B	•	
8201 E. McDOWELL ROAD		In 7,40	<u> </u>	1/6	CUEET	
SCOTTSDALE, ARIZONA 85252	SCALE	REVIS	IUN	Х3	SHEET	

•		MITHE 22 6 0 51.	GENTINE ACTUAL
	S/N 001	Date of Test	4-19-72
		Tested By	H. Lund
5.4.5	Power Consumption (25°C)	P.E.O.	Limits
5.4.5.1	Memory +5v current 3-0 eD ma	ρ€ o.	
	Memory +5v power \$2.0 mw +5v Voltage \$5.0 Vol	lts	:
5.4.5.2	DELETED.		
5,4.5.3	Memory -6.9Vcurrent /8 ma Memory -6.9Vpower /2.42 mw		
		lts	
5.4.5.4	Memory idle total power 94.42mw		≤ 150 mw
5,4,5,6	Memory +5v current 540 ma		
4	Memory +5v power 2700 mw		
5.4.5.7	DELETED.		
	and the second s		
5.4.5.8	Memory -6.9Vcurrent 143 ma		
	Memory -6.9V power	lts	
5.4.5.9	Total active power 3687 mw		<u>∠</u> 6000 mw
5.4.6	Read Complete Timing	•	
5.4.6.6	Delay 295 ns		< 500 ns
	Duration 285 ns		250 ns min. 450 ns max.
	P. 8.0	2.	
MOTORO	OLA INC. SIZE CODE IDENT NO. DWG ctronics Division A 94990	G NO. ' 12-P1121	.GB
	OWELL ROAD	V2	ISHFFT 9
	ARIZONA 85252 SCALE REVISION	Х3	SHEET 9

.

		WITNESSED BY	CLAUDE DOCHON
	S/N 00/	Date of Test	4-19-72
		Tested By	
5.4.7	System Function Test	P.E. a.	Limits
5.4.7.2	Did an error occur?		
	No X		
	Yes Address Bits	_	0 errors
5.4.7.4	Did an error occur?		
	No X	·	
	Yes Address Bits	· · · · · · · · · · · · · · · · · · ·	0 errors
5.4.7.11	Did an error occur?		
	No X		
	Yes Address Bits		0 errors
5.4.7.17	Did an error occur?		
	No X		
	Yes Address Bits		0 errors
5.4.8	Random Access Capability		
5.4.8.7	Did an error occur?		
	No X		
	Yes Address Bits		0 errors
5,4,8,8	Did an error occur?	·	
	a) No X		
	Yes Address Bits	S	0 errors
	OLA INC. SIZE CODE IDENT NO. DWG	NO. 12-P1121	, 6B
8201 E. McD SCOTTSDALE,	OWELL ROAD ARIZONA 85252 SCALE REVISION	Χl	SHEET 10
	1-30		

AV-2-B-199H-100A-3/69 DWG FORMAT

1-30

•	s/n <i>Q01</i>	Date of Test	Y-19-75
	5/N <u>201</u>	Tested By	
		P.E.C.	
		•	Limits
	b) No <u>X</u>		
	Yes Address Bits	5	0 errors
	c) No X		
	Yes Address Bits	5	0 errors
5.4.9	Non-Volatility Test		
5.4.9.8	Did an error occur?		
	No X	,	
	Yes Address Bits		0 errors
5.4.10	Memory Select Test		10 m
5.4.10.3	Address 0000 (Octal)		0000
5.4.10.4	Address 0001 6000 (Octal)		0000
	0010 <u>0000</u> (Octal)		0000
	0011 <u>0000</u> (Octal)	•	0000
	0100 <u>0000</u> (Octal)		0000
	0101 <u>0000</u> (Octal)	. *	0000
	0110 0000 (Octal)		0000
	0111 <u>8000</u> (Octal)		0000
	1000 0000 (Octal)		0000
	1001 <u>0000</u> (Octal)	• •	00 00
5),	1010 0000 (Octal)	P.E.C.	0000
MOTOR	DLA IIJC. SIZE CODE IDENT NO. DWG		
	ctronics Division A 94990	12-P11210	SB
	DOWELL ROAD SCALE REVISION	. X3	SHEET 1.1
AV-2-B-199H-100A-3-69 L			

	S/N	00	<i>(</i>		Date of Test	
	· some some from				Tested By	H. Sund
·					P.E.C.	Limits
	Addre	ss. 1011	0000	(Octal)		0000
		1100	0000	(Octal)		0000
		1101	0000	(Octal)	* * * * * * * * * * * * * * * * * * *	0000
		1110	0000	(Octal)		0000
5.4.10.6	Did a	n error	occur?			
	No Yes		Address	Bi	ts	0 errors
5.4.11	-		attern Te			:
5.4.11.2	Did a	n error	occur?			·
	Yes _		Address	Bi	ts	0 errors
5.4.11.3	Did a	n error	occur?			
	Yes _		Address	В	its	0 errors
	·			·		

G.E.C.

WOTOROLA INC.	SIZE	CODE IDENT NO.	DWG NO.		•	13
Government Electronics Division	Α	94990	1	2-P11216B		
8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	REVIS	ION	хз	SHEET	12

V 2 D 1003: 100A 3 CO DVC FORMAT

				WITNESSED B	Y: CLAUDE DOCHE
	s/N	001		Date of Test	4-19-72
				Tested By	A. Level
				P.E.C.	
			_	<u>L</u>	imits
5.4.11.4	a)	Did an error oc	cur?	•	
		No		: :	
		Yes	Address	Bit 0	errors
			• '		
	b)	Did an error o	ccur?		
		NoX			
. ;		Yes	Address	Bit 0	errors
		1		P.E.C.	
			•	Vosici	
					. • • •

MOTOROLA INC. Government Electronics Division		code ident no. 94990	DWG NO.	12-P11216B
8701 E. McDOWELL ROAD	SCALE	TREVIS	ION YO	Isi

AV-2-B-199H-100A-3 69 DWG FORMAT

HEET 13

	s/n <u>ooi</u>	Date of Test 4-19-72 Tested By #. Level
	•	P.E.O. Limits
6.2	THERMAL CYCLE	
6.2.2	High Temperature	
	Thermal Resistance	
	50 minutes 1.9/3 K ohms	
	60 minutes 1.754 K ohms	% change <u>8.3%</u>
	70 minutes K ohms	% change
	80 minutes K ohms	% change
	90 minutes K ohms	% change
6.2.2.1		+5V current 19.0ma
	-6.9V current 42 ma	Total power 130/Lmw \(\frac{1}{2}\)150 mw
	. 1	+5V Voltage 5.25
	-6.9 V Voltage7,25	
6.2.2.2	Did an error occur?	
	No X	
	Yes Address	Bit errors
6,2,2,3	-6.9V voltage -7.25 volts	+5V current 665 ma
	+5.0V voltage 5.25 volts -6.5V current 249 ma	Total Power 5287 mw £6000 mw
6.2.2.4	WC a) Did an error occur	?
	No	
	Yes Address	Bits
		PED TO
D		0,0,0
	POLA INC. SIZE CODE	IDENT NO. DWG NO.
		12-P11216B
	McDOWELL ROAD LE, ARIZONA 85252 SCALE	REVISION X3 SHEET 14

A 7-2-B-193H-100A-3 69 DWG FORMAT

REVISION 1-34

SCALE

	S/N	001		Date of Test	4-19-72	
	67 N			Tested By		_
	MC P) D	id an error occu	r?	P.E.O.		
	No X	•				
•	Yes	Address	_ Bits	and the second s		
	WC c) D	oid an error occu	r?		·	٠.
	No X	-	,			
	Yes	Address	_ Bits _			
	wc d) I	oid an error occu	r?			
	No X					
	Yes	Address	Bits _			
6,2,2,5	-	eror occur?	,			
•	No X					
		Address	Bits _		P.E.C.	
6.2.3	Low Tempe	erature			7,6701	
	Thermal I	Resistance	•	•	• !	
· . ·	150 minute	es <u>6800 </u>	ohms			
	160 minute	es 7226 K	ohms 9	change 6.17	%	
	170 minute	- 1 - 2	ohms 9	6 change <u>5.2</u>	1°/0	
	180 minute	es <u>8007</u> K	ohms 9	6 change <u>5.3</u>	3%	
	190 minut	es <u>8404</u> K	ohms 9	6 change <u>4.9</u>	5%	
6.2.3.1	Did an e	rror occur?				•
	No		•	:		
5), T	Yes	Address	I	Bits		
MOTO! Government	BOLA I	100.	10ent no. Dwg 1990	G NO. 12-P112161	3	
8201 E	McDOWELL ROAD	25.2	REVISION	хз	SHEET	15
2C0112D	ALE, ARIZONA 857	SCALE	- 1-35		J 1111-16-1	

			t <u>4-19·72</u>		
	S/N <u>ool</u>				. ^
	•	10	sted By _		
				•	Limits
6.2.3.2	·	♦5V current			Power Suppl
	-6.9V current 5.3 ma	Total power	149	mw	≤150 mw
		+5V Voltage	5.25		
	-6.9V voltage - 7.25		: :		
6.2.3.3		+5V current	605	ma	
	-6.9V current 244 ma	Total power	4945	mw	<u>∠</u> 6000 mw
6.2.3.4	Did an error occur?			,	
	No ×	•	•		
	Yes Address	Bits		•	
			•		
6.2.3.5	WC a) Did an error occur	·?			·
	No X				·
	Yes Address	Bits			
		0		•	·
	WC b) Did an error occu	ırı			!
	No <u>X</u>				. !
	Yes Address	Bits			
	WILT.				,
		¥	•		
					,
			•		•
•			•		

AV-2-B-150H-100A-3, 60 DWG FORMAT

8701 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

REVISION 1-36

12-P11216B

X3

SHEET

16

SCALE

S/N	001	Date of T	est
	•	Tested By WITNEISE	
WC c) Did	an error occur?		
Yes	Address	Bits	-
	an error occur?		
Yes	Address	Bits	·

4-19-72

CLANDE DOCHOW

SIZE CODE IDENT NO. DWG NO.

Government Electronics Division A 94990 12-P11216B

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252 S. (The reverse of this page is blank.) 3 SHEET 17

COR TO A TONA 3 FT DYG FORMAT - F.

- I-37

APPLICA	Norv	1.	REVISIONS							
NEXT ASSEMBLY	USED ON	TURN	DESCRIPTION	DATE	APPROVED					
at A T A SOUTH A T	USI.D OIL	X1	INITIAL RELEASE	2-1-11	LEB					
The state of the s		X2	Changed -6.2V to -6.5V. Added interleaved read-write test. Changed operating power to 7W.	1-16-72	H&T					
	antana (m. 1 181 4). Maranta salahan salah salah marang berpelakan salah	_	Deleted references to +15V.							
		x3	Updated for compatibility with Rev. X3 of the ATP.	4-17-72	NRT					

PRECEDING PAGE BLANK NOT FILMED

- P13675B, REV. X4.

						•											,		·			,	, 	١			
REV																				_		-				_	
SHEET									<u>.</u>		<u> </u>							<u> </u>		_	-	<u> </u>	ļ				
REV STATUS	RE	V :	:3	X3	::3	Х1	73	::1	(3	33	1::3	<u> </u>	43	3	XX	:3	3	13	X 3		 		 				
OF SHEETS	SHE	ET	1.	3	:	3	5	6	7	8	9	1.0	11	13	13	14	1.5	16				<u> </u>	<u> </u>				
INTERPRET DR	AWING	IN A	ccor	RDAN	CEV	TH	STAF	IDAR	DS F	RES	CRIB	ED 8	Y						FOR	PARTS	LIST	SEE					
UNLESS OTHERWISE SPECIFIED DR BY ALL DIMENSIONS ARE IN INCHES AND END USE. FOR CHK BY B. Lott						Government Electronics Division 8201 EAST McDOWELL ROAD SCOTTSDALE, ARIZONA 85252																					
TOLERANCES SEE NOTE MFG PROJ 3317						7	ACCEPTANCE TEST PROCEDURE TEST DATA SHEET - LOW POWER RANDOM ACCESS							,													
MATERIAL:				-IKLL	EA2	35-	-20	155	<u></u>			SPACECRAFT MEMORY PART NO.01-P13666B															
NOTICE APPROVED DATE Employed 2-1-71 APPROVED DATE				<u></u>	ı	ZE A	C		1DE 49			DWG		-P1				-	h-qui-Magalaga.								
				ALT	TION	rev Ad	أدميان	/ 2"	MIL	-!	-11	SC	ÃI. Ē	-							SH	EET	i 1 () F	1	7	
V-1-8-15711-103/	A-3, 6)	DWG	101	*****		7					-	Ţ.	-39	P	reci	nihe	וס ו	าลชเ	e hla	nk							

	•		
1.0	SCOPE		
	This test data shee	t is to be used to	record data as
	required by the Acc	eptance Test Proce	dure for the Low
	Power Random Access	Spacecraft Memory	12-p11215B.
		-0.4	
2.0	REFERENCE INFORMATI	.ON	
2.1	SPECIFICATIONS APPI	ICABLE	
	S-562-P-24	Low Power Rando Memory	m Access Spacecraft
	12-P11215B	Acceptance Test Random Access S	Procedure, Low Power Spacecraft Memory
3.0	TEST DATA		
	Unit S/N	Date	of Test <u>5-3-72</u>
		Teste	ed By A Jump
ATP Pa	ra No.		
3.1	EQUIVALENT TEST EQ	UIPMENT	
4.0	PHYSICAL CHARACTER	ISTICS	Limit
4.1	WE I GHT	,	*.
4 • T	Weight of LP-RASM	= 5145 pour	nds (se) 5.5 pounds
4.2	DIMENSIONS		
	H = 2.858	inches	
	W ∞ <u>8.372</u>	inches	
	MW ∞ <u>8.969</u>	inches	
3070	OF OF A INC SIZE	CODE IDENT NO. DWG N	0.

AN 3 D 100H 100 A 7/LO DEP FORMAT

Government Electronics Division

8201 E. McDOWELL ROAD SCOTISDALE, ARIZONA 85252

SCALE REVISION

94990

12-P11216B

X3

SHEET

s/n	001

Date of Test 5-3-72 Tested By # 1

Limit

inches 5.276

inches 6.290 ...

 $H \times W \times D = 120.25$ inches³ 4 127 inches³

Chassis Isolation 5.4.2

Impedance

≥9 megolms

Input Signal Loading 5.4.3

Current from INITIATE PULSE to Gnd 7.98 **42** ma 5.4.3.2

> £ 20 μa Current from 2.4V to INITIATE PULSE

± 2 ma ma 5.4.3.3

> **∠20** μa



Government Electronics Division

SIZE

CODE IDENT NO. DWG NO.

94990

I-41

12-P11216B

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252 SCALE

Α

REVISION

 \mathbf{x}

SHEET

Date of Test <u>5-3-72</u>	Date	of T	est	5-2	3-7	2
----------------------------	------	------	-----	-----	-----	---

	Tested By	A. Lucal
		Limits
5.4.3.4	Current from MEM SEL 2 to Gnd 0,96 ma	∠ 2 ma
	Current from 2.4V to MEM SEL 2 1.3 µa	≤ 20 μa
	Current from MEM SEL 3 to Gnd 6.96 ma	∠ 2 ma
	Current from 2.4V to MEM SEL 3 /, 4 µa	± 20 μa
	Current from MEM SEL 4 to Gnd 0.96 ma	∠ 2 ma
	Current from 2.4V to MEM SEL 4 1,4 µa	έ20 μα
5.4.3.5	Current from READ/WRITE to Gnd 0.96 ma	<u> </u> 2 ma
	Current from 2.4V to READ/WRITE 2. / µa	£20 μα
5.4.3.6	Current from ADDRESS 20 to Gnd 0.89 ma	∠ 2 ma
	Current from 2.4V to ADDRESS 200,6 µa	≤ 20µa
·	Current from ADDRESS 21 to Gnd 0,87 ma	≤ 2 ma
•	Current from 2.4V to ADDRESS 210.4 µa	4 20μa
	Current from ADDRESS 22 to Gnd 0,89 ma	≥ 2 ma
-	Current from 2.4V to ADDRESS 2206 µa	± 20µa
	Current from ADDRESS 23 to Gnd 0,88 ma	42 ma
	Current from 2.4V to ADDRESS 230,4 µa	420μa
	Current from ADDRESS 24 to Gnd 6,88 ma	£2 ma
	Current from 2.4V to ADDRESS 240.6 µa	<u>4</u> 20 μα



MOTOROLA INC.	SIZE	CODE IDENT NO.	DWG NO.		•	
Government Electronics Division	Α	94990		12-P11216B		
8201 E. McDOWELL ROAD				SHEET		
SCOTTSDALE, ARIZONA 85252	SCALE	REVIS	lon xi	4		

Tested By A. Lunel

	•	(46.))		Limits
Current from	ADDRESS 25	to Gnd <u>0.89</u>	ma	∠ 2 ma
•	*	DRESS 2 ⁵ 0.6		<u>4</u> 20μa
Current from			ma A/A	<u></u> 2 ma
Current from	2.4V to AD	DRESS 25	µа СТО	<u>4</u> 20µа
Current from	ADDRESS 26	to Gnd 1,1	ma	<u>4</u> 2 ma
Current from	2.4V to AI	odress 26 1,0	μа	∠ 20μa
Current from	ADDRESS 2	to Gnd	ma	<u>4</u> 2 ma
Current from	2.4V to AI	odress 27 1.0	μa	<u> </u> <u> </u>
i i i i i i i i i i i i i i i i i i i		to Gnd	ma	∠2 ma
Current from	2.4V to AI	ODRESS 28 /./	μа	<u> 4</u> 20μα
	•	to Gnd	ma	<u>4</u> 2 ma
Current from	2.4V to A	odress 29 / /	μa	420 _{μa}
		to Gnd	ma	42 ma
Current from	2.4V to A	DDRESS 2 ¹⁰ 0.9	μа	620μa
		11 to Gnd		£2 ma
Current from	2.4V to A	ddress 2 ¹¹ 0.9	μа	<u> </u>
Current from	DATA IN B	IT 0 to Gnd 1.0	ma	≟2 ma
Current from	2.4V to D	OATA IN BIT 00,9	/ µа	420 µа

MOTOROLA INC. Government Electronics Division

CODE IDENT NO. DWG NO. SIZE

X3

94990 A

12-P11216B

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

REVISION SCALE 1-43

SHEET

Date of Test <u>5-3-72</u>

				_		mostod	Rv	A. Sun	(
		•		The state of the s		1 CS LCu	Dy	Limits	
	0	T > A 117 A	T 17	PIT 1 to	Gnd	/ A T	na		•
				BIT 1 to					
Current	from	2.4	to	DATA IN I	3IT 1 _	1.0	ıa	<u>4</u> 20 μ	a
Current	from	DATA	IN	BIT 2 to	Gnd	10	na	<u> </u>	ma
Current	from	2.4V	to	DATA IN I	BIT 2 _	0.9	μа	≤ 20	μа
Current	from	DATA	IN	BIT 3 to	Gnd	1, 1	ma	∠ 2 m	a
Current	from	2.40	to	DATA IN	BIT 3	0.9	μа	£ 20 μ	a
Current	from	DATA	IN	BIT 4 to	Gnd	1./	ma .	<u>4</u> 2 m	ıa
Current	from	2.4V	to	DATA IN	BIT 4	1.0	μа	_≤20 µ	ıa
Current	from	DATA	IN	BIT 5 to	Gnd _	1.1	ma	∠ 2 n	na
Current	from	2.40	to	DATA IN	BIT 5	0.9	μа	420 p	ıa
Current	from	DATA	IN	BIT 6 to	Gnd _	1.1	ma	∠ 2 n	na
Current	from	2.40	to	DATA IN	BIT 6	0.9	μа	£20 j	1a
Current	from	DATA	IN	BIT 7 to	Gnd _	1.1	ma	≥2 r	na,
Current	from	2.4V	to	DATA IN	BIT 7	0.9	μа	4 20	μа
Current	from	DATA	IN	BIT 8 to	Gnd _	1, /_	ma	≟ 2 1	ma
Current	from	2.4	to	DATA IN	BIT 8.	0.9	μа	₹ 20	μа
Current	from	DATA	IN	BIT 9 to	Gnd _	1.1	ma	4 2 1	ma
Current	from	2.4V	to	DATA IN	BIT 9	0.9	μа	₹20	μа

MOTOROLA INC.

Government Electronics Division

SIZE COD

CODE IDENT NO. DWG NO.

94990

12-P11216B

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

SCALE.

REVISION X1

SHEET

2\ N	$\mathcal{O}\mathcal{O}$				T 11	***************************************
		•			Tested By	A. Level
				bis on		Limits
Current	from	DATA	IN	BIT 10 to Gnd	/./ ma	∠ 2 ma
				DATA IN BIT 10	_	<u>∠</u> 20 μa
Current	from	DATA	IN	BIT 11 to Gnd	// ma	<u> </u>
Current	from	2.40	to	DATA IN BIT 11	<u>О.9</u> µа	<u>4</u> 20 μa
Current	from	DATA	IN	BIT 12 to Gnd	ma	兰 2 ma
Current	from	2.40	to	DATA IN BIT 12	<u>О, 9</u> µа	. £ 2 0 μ a
Current	from	DATA	IN	BIT 13 to Gnd	ma	<u>4</u> 2 ma
Current	from	2.40	to	DATA IN BIT 13	<u>0.9</u> µа	± 20 μa
Current	from	DATA	IN	BIT 14 to Gnd	ma	∠ 2 ma
Current	from	2.40	to	DATA IN BIT 14	<u>О.9</u> µа	<u>4</u> 20 µа
Current	from	DATA	IN	BIT 15 to Gnd	ma	<u> 4</u> 2 ma
Current	from	2.4V	to	DATA IN BIT 15	1.2 µa	± 20 μa
Current	from	DĄTA	IN	BIT 16 to Gnd	ma	<u></u> 2 ma
Current	from	2.40	to	DATA IN BIT 16	<u>/ 2</u> µа	∠20 µa
Current	from	DATA	IN	BIT 17 to Gnd	ma	∠ 2 ma
				DATA IN BIT 17		≟ 20 μa



WOTOROLA INC. Government Electronics Division		94990	NO. 12-P112	16B	
8201 E. MCDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	IREVISION 1-45	Х3	SHEET	7

Date of Test <u>5-3-72</u>

Tested By H. Level

5.4.4	Verification of open collector on output signals	Limit
5,4,4,3	READ COMPLETE voltage < 100 mv	∠100 mv
5.4.4.4	DATA OUT BIT 0 voltage	≤ 100 mv
	DATA OUT BIT 1 voltage	∠ 100 mv
	DATA OUT BIT 2 voltage < 100 mv	≤100 mv
	DATA OUT BIT 3 voltage	≤100 mv
	DATA OUT BIT 4 voltage	≟100 mv
	DATA OUT BIT 5 voltage C 100 mv	∠100 mv
	DATA OUT BIT 6 voltage	≟100 m v
	DATA OUT BIT 7 voltage	₹100 mv
	DATA OUT BIT 8 voltage	₹100 mv
	DATA OUT BIT 9 voltage <100 mv	£100 mv
•	DATA OUT BIT 10 voltage	∠100 mv
	DATA OUT BIT 11 voltage 2/00 mv	<u>4</u> 100 mv
	DATA OUT BIT 12 voltage out <a <="" href="#" th=""><th>≤100 mv</th>	≤100 mv
	DATA OUT BIT 13 voltage mv	≰1 00 mv
٠	DATA OUT BIT 14 voltage 6/00 mv	4100 mv
	DATA OUT BIT 15 voltage	≟100 m v
	DATA OUT BIT 16 voltage 6/00 mv	≟100 m v
	DATA OUT BIT 17 voltage < 100 mv	<u>4</u> 100 mv



MOTOROLA INC.	SIZE	CODE IDENT NO.	DWG NO.	,		
Government Electronics Division	A	94990		12-P11216 B		
8701 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	IREVIS	ION		ISHEET	<u></u>

	S/N (2)	Date of Test	5-3-72
		Tested By	H. Lenel
5.4.5	Power Consumption (25°C)		Limits
5.4.5.1	Memory +5v current 16.5 ma		•
	Memory +5v power 825 mw +5v Voltage +5,00 Vol	ts	
5.4.5.2	DELETED.		

5.4.5.3	Memory -6.9Vcurrent 1.84 ma		•
	Memory -6.9V power /2,7 mw -6.9 V Voltage -6.90 Vol	ts	٠
5.4.5.4	Memory idle total power 95.2 mw		≤ 150 mw
5.4.5.6	Memory +5v current 550 ma		
	Memory +5v power 2750 mw	•	
5.4.5.7	DELETED.		. *
	The second of th		
5.4.5.8	Memory -6.9Vcurrent 144 ma		
	Memory -6.9V power 994 mw	.	
5 4 5 0	-6.9V Voltage $-6.9O$ vol Total active power 3744 mw	ts	∠6000 mw
5,4,5,9	Total active power 3777 mm	41	<u> </u>
5.4.6	Read Complete Timing		
5.4.6.6	Delay 295 ns		< 500 ns
	Duration 295 ns		250 ns min. 450 ns max.
		· .	
FOTORO	DLA INC. SIZE CODE IDENT NO. DWG	NO.	

94990 12-P11216B Government Electronics Division 8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252 SHEET REVISION 1-47 X3 ; SCALE AV-2-B-19.011-10UA-3, 69 DWG FORMAT ٤

	S/N OO / Date of Tes	st <u>5-3-72</u>
	Tested By	H. Lucel
5.4.7	System Function Test	Limits
5.4.7.2	Did an error occur?	
	No	
	Yes Address Bits) errors
5.4.7.4	Did an error occur?	
	No	
	Yes Address Bits	0 errors
5.4.7.11	Did an error occur?	
	No 1	
	Yes Address Bits	0 errors
5.4.7.17	Did an error occur?	
	No	
	Yes Address Bits	0 errors
5.4.8	Random Access Capability	4
5.4.8.7	Did an error occur?	
	No V	
	Yes Address Bits	0 errors
5,4,8,8	Did an error occur?	
	a) No	
	Yes Address Bits	0 errors
WOTORC Government Elec	DLA INC. SIZE CODE IDENT NO. DWG NO. tronics Division A 94990 12-P11	21 6B
8201 E. McDC	DWELL ROAD	- Invest
SCOTTSDALE, A	100/12	SHEET 10

	s/n (001	·	Date of Test	
				Tested By	Lesense
	1) Vo				Limits
	b) No Yes	- Addres	s Bits		0 errors
	c) No V				
	Yes	Addres	s Bits		0 errors
5.4.9	Non-Volatili	ty Test		tigate.	
5.4.9.8	Did an error	c occur?	·		
	No V				
	Yes	Address	Bits		0 errors
5.4.10	Memory Selec	et Test			
5.4.10.3	Address <u>@</u>	00ct	al)		0000
5.4.10.4	Address 000	01 0000	Octal)		0000
	00	10 <u>000</u> 0 (Octal)		0000
	00	11 0000	Octal)		0000
	010	000000	Octal)		0000
	01	01 0000 (Octal)	•	0000
	01	10 0000	Octal)		0000
	01	110000	Octal)	•	0000
	10	00000	Octal)		0000
•		01 0000			0000
		10 0000			00 00
PA PA ATO 1130 ATO FORD A	THE PROPERTY	SIZE COD	E IDENT NO. DWG	NO.	
	ctronics Division		94990	12-P1121	3B
8201 E. McD SCOTTSDALE,	OWELL ROAD ARIZONA 85252	SCALE	IREVISION	Х3	SHEET 11

-

are per FORMAT

•			•	
S	/N 001		Date of Test	5-3-72
			Tested By	H. Lenel
				Limits
	Address 1011 <u>0000</u>	(Octal)	•	0000
	1100 0000			0000
	1101 0000		:	0000
	1110 0000		•	0000
	,			
5.4.10.6	Did an error occur?	•	•	
	No			
	Yes Address	Bit	S	0 errors
5.4.11	Worst Case Pattern T	est		
5.4.11.2	Did an error occur?			
· ·	No			
•	Yes Address	Bit	S	0 errors
5.4.11.3	Did an error occur?			
	No 1	,		
	Yes Address	Bi	ts	0 errors
			•	
	·		,	•
	Minings were after the first of the second	, B1	ts	o errors

-



MOTOROLA INC.	SIZE	CODE IDENT NO.	DWG NO.			,
Government Electronics Division	Α	94990		12-P1121	L6B	
8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	 RFVIS	ION	X3	SHEET	12

	s/N		•	f Test <u>5-3-72</u> By <u>H. Land</u>
5.4.11.h	a)	Did an orror occur?		Limits
>•4•11•4	ei /	No Address	Bit	O errors
	b)	No Address	Bit	0 errors



MOIOICEA ING.		CODE IDENT NO.	DWG NO.		•	
8201 E. McDOWELL ROAD	Α	94990		12-P11216F	3	
SCOTTSDALE, ARIZONA 85252	SCALE	REVIS	ION XS		SHEET	13 '

-

	S/N	Date of Test	
		Tested By	
	•		Limits
. 2	THERMAL CYCLE		
.2.2	High Temperature		
	Thermal Resistance		
	50 minutes K ohms	•	
	60 minutes K ohms	% change	
	70 minutes K ohms		
	80 minutes K ohms		
	90 minutes K ohms		· ·
5.2.2.1	-	+5V current ma	
	-6.9V current ma	Total powermw	≤150 mw
		+5V Voltage	, .
	-6.9 V Voltage		
5.2.2.2	Did an error occur?		
•	No		•
	Yes Address	Bit	errors
5.2.2.3	-6.9V voltage volts	+5V currentma	!
	+5.0V voltage volts -6.5V current ma	Total Powermw	∠6000 my
5.2.2.4	WC a) Did an error occur?	·	•
	Мо		•
	Yes Address	Bits	
	·		

Government Electronics Division	A	94990	1	2-P11216B			
8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	REVIS	ION X	}	SHEET	14	
AMARIA TOUR LOOK S. CO. DING CARLAT		1-52					

	S/N		Date of Test	
		•	Tested By	
	wc b) Did an c	rror occur?		
•	No			
		ss Bits		
	WC c) Did an e	Pror occur;		
	No	os Dite		
•	Yes Addre	ss Bits		
	WC d) Did an e	error occur?		
	No		•	
	Yes Addre	ess Bit	s	
6.2.2.5	•	ur?		
	No		· · · · · · · · · · · · · · · · · · ·	
	Yes Addr	essBit	5	•
6.2.3	Low Temperature			
	Thermal Resistar	ice .'		
	150 minutes	K ohms		
	160 minutes	K ohms	% change	
	170 minutes	K ohms	% change	
	180 minutes	K ohms	% change	
	190 minutes	K ohns	% change	
A 0 0 1	Did an error occ	511 2 2		
6.2.3.1				·
	No	ddress	Bits	
MOTO!	POLA INC.	SIZE CODE IDENT NO. 94990	12-P11216B	
8201 E.	McDOWELL ROAD			15
SCOTTSD/ AV-2-B-199H-100A-3/0		INEVIS	ION 770 DUECT	10

	s/n		of Test	
	•			Limits
6.2.3.2	•	+5V current _	ma	Power Supply
0.2.0.	-6.9V currentma	Total power _	mw	≤150 mw
		+5V Voltage _	•	
	-6.9V voltage		: ; · · ·	
6.2.3.3		+5V current _	ma.	
	-6.9V current ma	Total power _	mw	<u>∠</u> 6000 mw
6.2.3.4	Did an error occur?			
	Yes Address	Bits		
6.2.3.5	WC a) Did an error occu	r?		
•.	Yes Address	Bits _		
	WC b) Did an error occ	ur?		1
	No	Bits		•!
	Yes Address	DIES		
				•

MOTOROLA INC. Government Electronics Division	SIZE A	code ident no. 94990	DWG NO. 12-P11216B						
8701 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	REVIS	ION	Х3	SHEET	16			

S/N					Da	ie or resu	
			•		Tes	sted By	
		•					
WC	c)	Did	an error o	ccur?			
No .							
Yes			Address	·	Bits _		
•	***************************************		• • • • • • • • • • • • • • • • • • •	,		;	•
WC	d)	Did	an error o	occur?		• · · · · · · · · · · · · · · · · · · ·	
No						· .	
•			Address		Bits		_
Yes			Waaress _		_ ~~~		-

MOTOROLA INC. Government Electronics Division		code ident no. 94990	DWG NO.	12-P11216 B
8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCAL F	TREVIS	ION	X3

8201 E, McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

AV-2-B-199H-100A-3/69 DWG FORMAT

REVISION I-55 SCALE

SHEET

APPENDIX II

QUALIFICATION TEST PROCEDURES

		•			· · · ·		
APPLICA	TION		REVISIONS				
NEXT ASSEMBLY USED ON			DESCRIPTION	DATE	APPROVED		
TEAT TOOLINGE!	0020 011	TXI	INITIAL RELEASE	12/23/20	A221		
		Χı	ADDED ±3DB TOLERANCE TO PARA. 7.2 (RANDOM VIBRATION	4-22-71	MAR		
		Х3	Deleted references to +15V. Changed No. of shock directions from six to three as defined in Equipment Spec.	1-1672	HRT		
		χL	Changed vacuum limitation 10 ⁻⁶ mm Hg to 10 ⁻⁵ mm Hg. Changed -6.5V to -6.9V. Incorporated procedural	4-17-72	HRT		

corrections.

					1																						
•																									٠	,	
REV																								_			L
SHEET										<i>:</i>					<u> </u>			ļ	<u> </u>		↓	<u> </u>	<u> </u>				L
REV STATUS	REV	XЦ	ΧŢ	XЦ	ХŢ	ΧJ	ΧĻ	ХĻ	ХЦ	ХL	XT	ХŢ	Хl	X3							ļ.	_	_	<u> </u>			F
OF SHEETS	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13						<u> </u>				<u> </u>	<u> </u>		L
INTERPRET DRA	WING IN A	CCOR	DAN	CEW	/ITH	STAI	NDAR	DS P	RES	CRIB	ED B	Υ						F0	R PA	RTS	LIST	SEE					_
UNLESS OTHERW ALL DIMENSION INCHES AND EN TOLERANCES	UNS ARE II ND USE. F	OR	CHK MFG	BY	<u> </u>		PRO.	al de		1/23/		over	nme	OF	lect	roni	cs E	ivis	on ,		SCOT	TSD	ALE,	ARIZ	ELL I ZONA 	852	
MATERIAL:			CON NO NE NO	TR EASI		5-2	015						LNDC	M A	CCE	ESS	SP	ACE	CRAI	FT :							
				ROV	E	no	ZIA	ATE	425	120	1	ZE A	CC	DE 94		90		DW	G. I		2 - P	136	75B				
				RUV	- 1	/51	<u> </u>		30	10		ALE									SH	EET	r 1 ()F	13	'	
B-199H-100A-	3/69 DWG	FOR	نبته								Ī	l-1'	(a)														

SCOPE 1.0

This Qualification Test Procedure and Qualification Test Procedure Data Sheet (12-P13676B) define the qualification test requirements for the Low Power Random Access Spacecraft Memory (LP-RASM) Motorola part No. O1-P13666B, Manufactured for NASA, GSFC under contract No. NASS-20155.

REFERENCE INFORMATION 2.0

APPLICABLE DOCUMENTS 2.1

Document No.	Title
S-562-P-24	Low Power Random Access Spacecraft Memory
12 - P13666B	Acceptance Test Procedure Low Power Random Access Spacecraft Memory
12 - P11216B	Acceptance Test Procedure Data Sheet Low Power Random Access Spacecraft Memory
12-P13676B	Qualification Test Procedure Data Sheet

The order in which tests are performed (i.e. vacuum, vibration, and 2.2 shock) may be modified as necessary, depending on availability of test facilities.

MOT	OROLA	INC.
A		_

Government Electronics Division

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

CODE IDENT NO. DWG NO. SIZE

94990

12-P13675B

SCALE **IREVISION**

SHEET

2

AV-2-B-199H-100A-3/69 DWG FORMAT

3.0 TEST EQUIPMENT AND ENVIRONMENTAL TEST EQUIPMENT

3.1 TEST EQUIPMENT

The calibrated test equipment listed below, or its equivalent, will be required to perform this test procedure. Any equipment used as an equivalent to that listed below shall be recorded in the data sheet.

STANDARD TEST EQUIPMENT

ITEM	MANUFACTURER	MANUFACTURER'S MODEL OR TYPE	RANGE & ACCURACY
Oscilloscope	Tektronix	585	50ns/cm
Scope Plug-In	Tektronix	82	Tr = 1.5 ms
Digital Voltmeter	Hewlett-Packard	344OA	Accuracy ±.05% of reading
Counter DC Multifunction Unit	CMC Hewlett-Packard	727BN 3 կկկ A	0.1% ± 1/2 LSB 0-999.9 ma. 0-9.999 megohms
Pulse Generator	ЕН	139B	10 Hz to 50 MHz
Power Supplies	Precision Design Inc.	5015 - S	0-50V, 1.5 amp.
Power Supplies	Precision Design Inc.	5015-A	0-50V, 1.5 amp

NON-STANDARD TEST EQUIPMENT

(No Calibration Required)

Motorola Plated Wire Memory Tester 01-P11170B001

NOTE:

The Motorola Plated Wire Memory Tester supplies inputs to the memory under test from SN5400 series logic and presents a single unit load of SN5400 logic on the memory output lines.

Motorola Tester Interface Box T-5909

NOTE:

The Interface Box puts a 51 ohm resistor in series with all of the signals going to the memory and provides a 1K pull up resistor to signals coming back from the memory.

Vibration Test Fixture

MOTOROLA INC. Government Electronics Division

ion

SIZE | CODE IDENT NO. DWG NO.

94990

12-P13675B

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

SCALE REVISION

SHEET

AV-2-B-199H-100A-3/69 DWG FORMAT

ENVIRONMENTAL TEST EQUIPMENT 3.2

(Furnished by Motorola environment facility)

The following test equipment or it's equivalent will be needed to perform this test.

ITEM	MANUFACTURER	MODEL NO.
Vibration Tester	LING	275
Vacuum Chamber	NRC	2707
Shock Tester	MRL	2424

TEST CONDITIONS 4.0

Unless otherwise specified all tests shall be performed under the following conditions:

4.1 POWER SUPPLY VOLTAGE

The unit specified to be tested shall operate from the following DC source voltages, $+5V \pm 5\%$, $-6.9V \pm 5\%$.

AMBIENT TEMPERATURE 4.2

The unit shall be tested in a laboratory area having temperature of $25 \pm 10^{\circ} \text{C} (77 \pm 18^{\circ} \text{F}).$

AMBIENT HUMIDITY 4.3

Normal laboratory ambient, not to exceed 90%.

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

SIZE	CODE	IDENT	NO.	DWG	NO

94990

12-P13675B

SHEET

YX SCALE

- 4.4 AMBIENT ATMOSPHERIC PRESSURE
 Normal laboratory ambient.
- 4.5 SHIELDING AND ISOLATION REQUIREMENTS
 No special precautions are required.
- 4.6 STABILIZATION PERIOD

 The test equipment shall not be used to conduct tests until after a minimum warm-up period of 15 minutes.
- None required.

5.0 PRE-QUAL TESTS

The Pre-Qual Tests are intended to determine correct operation of the LP RASM before proceeding with the Qualification Tests.

The Acceptance Test performed on the LP RASM at the end of the manufacturing phase will suffice for the Pre-Qual Test.

5.1 TEST LOG

This test log shall be used to record the history of the memory starting from the first system test. It shall show all testing, rework and idle time of the memory.

6.0 VACUUM TEST

A vacuum and rapid decompression test shall be performed on the LP RASM.

The memory shall be operational during these tests.

	8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	REVISI	ON XH		SHEET	5
,	Government Electronics Division	A	94990		12-P13675B		
	MOTOROLA INC.	SIZE	CODE IDENT NO.	DWG NO.	* .		

AV-2-B-199H-100A-3/69 DWG FORMAT

6.1 PROCEDURE

Verify that the MEMORY POWER switch on the Interface Box is in the OFF position. Turn the coarse voltage controls fully counterclockwise on all three power supplies.

Connect the equipment as shown in Figure 1.

CONTROL

Turn on power to all memory associated test equipment.

6.1.2 Set the Tester and Interface Box controls as follows and maintain these control settings unless otherwise directed in the individual tests.

SETT ING

CONTROL	00111110
Tester	
BD1-BD4 (24 Switches)	UP
Tape Reader Power	Light Off
Run-OFF-Rewind Switch	OFF
Tester Power	Light ON
ADDRESS Switches	DOWN
DATA Switches	DOWN
READ/WRITE	READ
WORD LENGTH	24
READ 1/READ 7 Switch	READ 7
ADDRESS PATTERN	SEQ
DATA PATTERN	SEQ
FREQUENCY	EXT
Interface Box	
ME MORY SELECT SWITCHES	All 2.4V
INPUT CURRENT SWITCH	GND

SCOTTSDALE, ARIZONA 85252	SCALE	IREVISIO	N X4	SHEET 6	
8201 E. McDOWELL ROAD				•	
Government Electronics Division	Α	94990	1	2 - P13675B	
MOTOROLA INC.	SIZE	CODE IDENT NO. D	WG NO.		

AV-2-B-199H-100A-3/69 DWG FORMAT

4 2 0	/ covrm
6.1.2	(CONT.)

CONTROL	SETT ING
OUTPUT PULLUP RESISTOR	+50
INITIATE PULSE SWITCH	PULSE
WC2 SWITCH	off
WC SWITCH	off
MEMORY POWER	OFF

- Push the STOP button. Turn on all three power supplies. Using the DVM, adjust the Interface Box supply to +5.0 ± 0.1V. Set the memory supplies to approximately +5V and -6V. Set the MEMORY POWER switch to ON. Using the DVM, adjust the memory supplies to +5.0 ± 0.1V and -6.9 ± 0.1V. Set the memory power switch to OFF.
- Using the scope, adjust the Pulse Generator for +3.0 ± 0.1V positive pulses of 450 ± 10 nanoseconds duration (measured at the 50% points).

 Using the counter, adjust the rep rate to 500 ± 1.0 KHz. The pulse generator must be terminated in 50 ohms and connected to the tester when making these adjustments. Just prior to starting the environmental test, proceed to the next applicable paragraph.
- Push the tester STOP and RESET pushbuttons. Turn the MEMORY POWER ON and push the START pushbutton on the tester. The tester will write a "O", read a "O" seven times in all data bits, write a "l", read a "l" seven times in all bits, step to the next address and repeat the same sequence. The tester will keep cycling until an error occurs. Record any bit errors in the Qual Test Data Sheet. Procede immediately to paragraph 6.1.4.

MOTOROLA INC. Government Electronics Division	SIZE	94990	i NO. 12 - P1	.3675B	
8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	IREVISION	X4	SHEET 7	

AV-2-P 199H-1004-3/69 DWG FORMAT

- 6.1.4 While monitoring the tester for errors, start the vacuum chamber pump and pump the air out of the vaccum pump at a rate such that the pressure inside the chamber drops to 7 mmHg in less than five minutes. Record any errors in the Qual Test Data Sheet.
- Continue pumping the chamber until the pressure is 10^{-5} mmHg. In order to reach this pressure, the test may last several hours, Therefore, one hour after the test has started, the memory and tester may be turned off by pushing the STOP pushbatton on the tester, turning the MEMORY POWER OFF, and turning the TESTER POWER OFF. After the chamber has reached 10^{-5} mmHg, test the memory for five minutes as outlined in paragraph 6.1.3, record any errors in the Qual Test Data Sheet. Push the memory STOP pushbutten, turn the MEMORY POWER OFF, and the TESTER POWER OFF and return the memory to one atmosphere pressure.

7.0 VIBRATION TEST

The following vibration tests are to be performed in three mutually perpendicular axes. The tests include sine sweep and random vibration, and the levels to be used are described below in the individual tests. These levels are inputs to the base or mounting bracket of the unit under test. The unit shall be functionally tested during the vibration testing to insure correct operation. Prior to performing the random vibration a spectral analysis of the tester input shall be performed to insure that the random vibration input is within the specified limits. The analysis shall be pletted and the data sheet kept as part of the test data. For information only, an accelerometer shall be mounted on the top surface of the housing while testing the X and Z axes. Plot the output from this accelerometer and file as part of the

test data.		The state of the s	· · · · · · · · · · · · · · · · · · ·		
MOTOROLA INC.	SIZE	CODE IDENT NO.	DWG NO.		
Government Electronics Division	A	94990	12-P1	13675B	
8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	REVIS	ION X4	SHEET 8	

AV-2-B-199H-100A-3/69 DWG FORMAT

II-8

- 7.1 BINE SWEEP TEST
- Verify that the MEMORY POWER switch is in the OFF position. Turn the 7.1.1 coarse voltage controls fully counterclockwise on all three power supplies.

Connect the equipment as shown in Figure 1 and turn on power to all memory associated test equipment.

Perform paragraphs 6.1.2, 6.1.2.1 and 6.1.2.2.

Mount the memory unit on the shake table so as to be vibrated in the vertical (Y) axis as shown in Figure 2. (The axis order may be varied for convenience).

Push the STOP and RESET pushbuttons. Turn the MEMORY POWER ON and 7.1.2 push the START pushbutton. The tester is now testing the LP RASM for bit errors. Perform a sine sweep over the frequency range of 5-2000 Hz at the levels listed below:

FREQUENCY RANGE	TEST LEVEL
5-25 Hz	0.5 i.n DA
24-110 Hz	15g PEAK
110-2000 Hz	7.5g PEAK

The sweep rate is to be 2 octaves per minute. Record any bit errors in the Qual Test Data Sheet. Push the STOP button.

RANDOM VIBRATION 7.2

Perform the spectral analysis specified in paragraph 7.0. Push the RESET and START buttons and exercise the memory while applying the following random vibration input.

FREQUENCY RANGE	TEST LEVEL	TOLERANCE		
15 Hz	.01 g ² /Hz	<u>+</u> 3db		
15-70 Hz	LINEAR INCREASE	Log-Log Plot		
70-100 Hz	$.31 g^2/ Hz$	<u>+</u> 3db		

MOT	O	70	LA	IN	C.
Governm					

SIZE

CODE IDENT NO. DWG NO. 94990

12-P13675B

SHEET

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

IREVISION SCALE X4 II-9

AV-2-B-199H-100A-3/69 DWG FORMAT

Cont . 7.2

FREQUENCY RANGE

TEST LEVEL

TOLERANCE

100-400 Hz

LINEAR DECREASE

Log-Log Plot

400-2000 Hz

.02 g²/Hz

+3db .

The test time is to be 2 minutes per axis.

Record any errors in the Qual Test Data Record.

Push the STOP button.

Repest paragraph 7.1.2 and 7.2, in the two other mutually perpendicular 7.3 axes as shown in Figure 2. Push the STOP pushbutton. Turn the MEMORY POWER OFF, and then turn the TESTER POWER OFF.

8.0 SHOCK TEST

> Two shocks in each direction shall be applied along the three mutually perpendicular axes of the LP RASM (total of 6 shocks).

- Varify that the MEMORY POWER switch is in the OFF position. Turn the coarse 8.1 voltage controls fully counterclockwise on all three power supplies. Connect the equipment as shown in Figure 1 and apply power to all memory associated test equipment. Set the controls as shown in para. 6.1.2 and perform para. 6.1.2.1 and 6.1.2.2). Mount the LP RASM on the shock table so as to apply the shock in the vertical (Y) axis as shown in Figure 3. (The axes order may be varied for convenience).
- Push the STOP and RESET pushbuttons. Turn the MEMORY POWER ON, and push the 8.1.1 START pushbutton. The tester is now testing the LP RASM for bit errors. Apply a half sine shock pulse of 30 g's for a duration of 6 milliseconds. Record any bit errors in the Qual Test Data Sheet. Push the STOP button.
- 8.1.2 Push the RESET and START buttons. Apply a half sine shock pulse of 30 g's for a duration of 12 milliseconds. Record any bit errors in the Qual Test Data Sheet.
- 8.1.3 Repeat para. 8.1.1 & 8.1.2 for each of the other two directions as shown in Figure 3. Push the STOP pushbutton. Turn the MEMORY POWER OFF and then turn the TESTER POWER OFF.
- 9.0 POST QUAL TESTS

To insure that the memory is still operating properly, perform the tests outlined in the acceptance test procedure for the Low Power Random Access Spacecraft Memory, 12-P11215B, with the exception of Section 6.0, TEMPERATURE TESTS

This concludes the Qualification Testing CODE IDENT NO. DWG NO. SIZE MOTOR 94990 Government Electronics Division A 12-P13675B 8201 E. McDOWELL ROAD SHEET 10 SCOTTSDALE, ARIZONA 85252 REVISION SCALE ΧŦ II-10

AV-7-B-199H-100A-3/69 DWG FORMAT






FIGURE 1. TEST SET UP

MOTOROLA INC	SIZE	CODE IDENT NO.	DWG NO.	
Government Electronics Divisi	on A	94990	12-P13675B	·
8201 E. McDOWELL ROAD				
SCOTTSDALE, ARIZONA 85252	SCALE	REVIS	ION X4 SHEET	11

AV-2-B-199H-100A-3/69 DWG FORMAT

11-11





_	NEXT ASSEMBLY USE	ED ON LTR		DESCRIF	TION		DATE	APPROVED
	The state of the s	XI	INITIA	1L R	ELEASE	•	13/23/20	1922
		X2	Changed No six to thre Data and no	. at shocee. Adde	ck directio	on s from	1-16-72	489
		Х3	Added shee	et 6.		: :	2-22-72	HET
		PRECEDI	NG PAGE BL	ank no	r filmed			•
	THIS DATA (REFER TO	RECORD SHEET 2,	CONTAIN	15 TN A APN 3.0	e Follo o).	ەدى/ما ﴿	SHEET	ហ <i>:</i>
•	<i>L</i> 2		/: /? /3	4			,	· · · · · · · · · · · · · · · · · · ·
	3 4 A . 4 B , 4 C	2	16	/				
	5A, 5B		/ 8				•	
÷.	7 8		•					
	9							•
	11		·.					
	REV		1-1-1					
		X2 X2 X2 X		· -				
	OF SHEETS SHEET 1 INTERPRET DRAWING IN ACCOR	<u> </u>	ARDS PRESCRIBE	D BY		FOR PAR	RTS LIST SEE	
	UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS ARE IN INCHES AND END USE. FOR	OR BY Pob Lott	12/5/70	MOTO	OROLA nt Electronics	INC. /	/ 8201 EAST Mc	DOWELL ROAD ARIZONA 85252
	TOLERANCES SEE NOTE MATERIAL:		ROJ 3917				OCEDURE DATA SPACECRAFT 1	
		APPROVED!		SIZE CO	00E IDENT NO 94990	O. DWG. NO	0. 12 - P13676B	
		APPROVED COST	DATE	SCALE .	. , 		SHEET 1 (JF 4 19
	AV-1-B-199H-100A-3/69 DWG FOR	MAT		II-15	Preceding p	oage blan	k	

SCOPE 1.0

> This qual test data sheet is to be used to record the data called out in the qualification test procedure Low Power Random Access Spacecraft Memory 12-P13675B.

REFERENCE INFORMATION 2.0

APPLICABLE DOCUMENTS 2.1

> DOCUMENT NO. TITLE

Low Power Random Access Space-S-562-P-24

craft Memory.

Qualification Test Procedure Low 12-P13675B

Power Random Access Spacecraft Memory.

TEST LIMITS 2.2

In all tests the test limit is no bit errors.

TEST DATA & NOTES 3.0

> Theet 4A reflects only data from the failed vibration test personned 4-20-72. H. Smid

Vibration data on sheets 48 and SA reflects test failed on 4-26.72.

H. Lund

Vibration data on sheets 4c and 58 reflects test passed on 4-29-72.

H. Level Sheets 7 through 19 are records of environmental test set-ups and conditions. These sheets

Contain no Memory Unit Test Data.

Government Electronics Division

SIZE

CODE IDENT NO. DWG NO. 94990

12-P13676B

8201 E. McDOWELL ROAD SCOTISDALE, ARIZONA 85252

SCALE

Α

IREVISION

SHEET

AV-2-B-199H-100A-3 69 DWG FORMAT

· ·					÷	,
6.0	VACUUM TESTS		·			
6.1.3	Did Any Bit Erro	ors Occ	cur?			!
	No					•
	Yes		Addres	s	Bits	
6.1.4	Fast Decompress	ion	Tested	By 46.	Lucal	1
	Did Any Bit Erro	ors Oc				
	No					
	Yes		Addres	s	_Bits	
	OLA INC. ectronics Division	SIZE A	CODE IDENT NO. 94990	DWG NO.	12-P13676B	

SHEET 3

A

SCALE

REVISION II-17

Х2

Government Electronics Division

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

AV. 9 12 12		2077F1 U ROM) , 7347O67, 61267 (*) 360 CORDA	SCALE	II-18	-Visitiit 155	در د	SHEET	1. A
Gover		ctionics Division	SIZE	94990		0.2-P1360	76B	
· · · · · · · · · · · · · · · · · · ·	do paralessamo e a r a de primerio de la despuelherida	XGS	Fre		Address	n yan san da a san da a da a da a da a da a	Bits	unida 199 Linguin ya Militanya Arig ir din Militani
		No					•	
		Axis Y - Did An	y Bit	Errore Occur	?			· •
		Уев	Fre	od	. Address	والمعافود المهامية والمراجع وا	Bits	-4
		No	- -	4				
	and 7.3	Axis X - Did An	y Bit	Errors Occur	?			
	7.2.	. Random Vibration	rı					
	2	Yes	- Fro	in 2 10 cps	Lodress 🙇	umerou	5 Bits nu	m erou s
		No	~					! :
	•	Axis Z - Did Any	7 Bit E	Errord Occur				
٠		Yes	Fre	eg	Address	ا المراجع المراجع	Bits	-
		No						
		Axis Y - Did Any	Rit E	innors Occur?				
		Yes	Fre	:01	Address	المانية	_ Bits	a. māmad
		No						•
	7.1.2	Sine Gueep Axis X - Did Any	Bit E	Frors Occur?			•	
		West Consens						•
		Date 4-20-72	-		Tested by	A	Learn L	
	7.0	VIBRATION	Ę	心的				
		Yes		A MARIE CONTRACTOR	Address		Eits	
		No y	AR.	7 =				
		Did Any Bit Erro			e Nex	+ 51	neet	
		Date 4-7:12	- 41 K	. 1	Tested By	11/10	turel.	ı
	6.1.5	Hard Vacuum	.//	06			ART	

				· · · · · ·	
6.1.5	Hard Vacuum	·. •			
	Date 4-25-72	2.	Tested By	I Lewed	,
	Did Any Bit Erro				
	No L	• .	·		•
			Address	Bits	
	Yes	- Man			
7.0	VIBRATION	·			
	Date 4-26-7	<u>.</u>	Tested By	H. June	~
		•			
7.1.7		- Dit Emmans Occu	r.?		
0/		y Bit Errors Occu			,
interior (NO		Address	Bits	
	Yes	Freq		5200	
	Axis Y - Did An	y Bit Errors Occu	iri		
	No	· ·		Dit.	
•	Yes	Freq	Address	Bits _	
•	Axis Z - Did Ar	ny Bit Errors Occu	ır?		
	No				!
	Yes	Freq	Address _	Bits	
7 . 2 .	Random Vibratio	. <u>-</u> On			
and		ny Bit Errors Occ	ur?		
7.3				$\frac{1}{2} \left(\frac{1}{2} - \frac{1}{2} \right) = \frac{1}{2} \left(\frac{1}{2} - \frac{1}{2} \right)$	
· · · · · · · · · · · · · · · · · · ·	No	 Freq	Address	Bits	
	Yes	ny Bit Errors Occ			
		ny hit bilois eec		:	
	No		Address	Bits	
	Yes	Freq SIZE CODE IDEN			. ,
MOTO	DPOLA INC. nt Electronics Division			12 - P13676B	
	1 E. McDOWELL ROAD				
\$COT1	SUALE, ARIZONA 85252		REVISION 72	SH	EET 48

6.1.5	Hard Vacuum					
	Date		Tested By			•
	Did Any Bit Error	occur?				
	No					
	Yes		Address	Bits		
		•				
7.0	VIBRATION	•			10	,
	Date	2-	Tested By _	Langs	4 Min	~
7.1.2	Sine Sweep				. :	
	Axis X - Did Any	Bit Errors Occ	ır?		1 .	
Congress of the second	No V	LB 1	129/12		•	
	Yes		Address	Bit	:s	
	Axis Y - Did Any		•			
	No /	LB				
	Yes	Freq	Address	Bit	5	
•	Axis Z - Did Any					
		IP)	1/29/72			
	No	•	Address	Bi	ts	
	Yes	Freq	appendix (attention)			
7.2	Random Vibration	•	LB 4/29	172		, `
and 7.3	Random Vibration Axis X - Did Any	Bit Errors Occ	eur? * Tes	A Run tw	ice, Fist 1	d (u
	No*	have I	sur? * less single ran	, wduced), 21d to	im ê
	Yes	Freq	Address	Bit	,s	
	Axis Y - Did Any	Bit Errors Oc	cur?	٠		
	No/	. L	B 4/24/72	190		
5),	Yes	Freq	Address	Bit	.s	
MOTOP	POLA INC.	SIZE CODE IDE	NT NO. DWG NO.			
• • • • • •	Electronics Division	A 9499	90	12-Р13676В		
	McDOWELL ROAD LE, ARIZONA 85252	SCALE	REVISION K2		SHEET 4C	

AV-2-B-199H-100A-3/69 DWG FORMAT

SCOTTSDALE	DOWELL ROAD ARIZONA 85252 SCALE	REVISION X?		SHEET 5 A
	ectronics Division A 94	990	12-P1367	
	L 0.75 L 0.005 L	DENT NO. DWG NO.		
	Yes	Address	Bits	
	No A. Sure			
	Z Direction - Did Any Bit Err	rors Occur?		
	Yes	Address	_Bits	
30	No	-		
and 8.1.3	Y Direction - Did Any Bit Err	rors Occur?	. 1.	•
8.1.2	12 Millisecond Duration Shock	‹		
	Yes	Address	_Bits	· · · · · · · · · · · · · · · · · · ·
•	No			•
:	X Direction - Any Bit Errors	Occur?		· · · · · · · · · · · · · · · · · · · ·
•	Yes	Address	_Bits	
	No 4.3			
	Z Direction - Did Any Bit Err	ors Occur?		·
	Yes	Address	Bits	
EB.	No		•	
(a)	Y Direction - Did Any Bit Err	ors Occur?		
8.1.1	6 Millisecond Duration Shock		* 1. u. 2.	•
	Date <u>5-2-72</u>	Tosted By	8. Lund	•
8.0	SHOCK TEST			
4/4/2 -	Yes Freq NA	Address/Odmersu	30108 /	
	Yes Freq NA	Address Aleman	Rite Numer	e 43
/17.3	Axis Z - Did Any Bit Errors O	ccur?		
7.2 and	Cont.			
\ * /			•	

AV-2-B-199H-100A-3 69 DWG FORMAT

7.2 and	Cont.		•	
7.3	Axis Z - Did Any Bit Erro	rs Occur?		
	No V	B 4/29/72		
(y	Yos Freq	Address	Bits	
8.0	SHOCK TEST			
	Date	Tested By		
8.1.1	6 Millisecond Duration Sh	ock	•	•
	Y Direction - Did Any Bit	Errors Occur?		
	No		•	
	Yes	Address	Bits	
	Z Direction - Did Any Bit	Errors Occur?	•••	
	No		.*	
	Yes	Address	Bits	•
	X Direction - Any Bit Err	rors Occur?	·	
	No		·	
•	Yes	Address	Bits	
8.1.2	12 Millisecond Duration S	Shock	·	
and 8.1.3	Y Direction - Did Any Bi	t Errors Occur?		
•	No			
	Yes	Address	Bits	
	Z Direction - Did Any Bit	t Errors Occur?		
	No		·	
	Yes	Address	Bits	
	Commence of the company of the compa	-		
		ODE ADENT NO TOWN	NO	
-	OLA ING.	ODE IDENT NO. DWG I	•	
nment E	lectronics Division A	94990	12-P13676B	

AV-2-B-199H-100A-3, 69 DWG FORMAT

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

REVISION

SCALE

X2

SHEET 58

7		•
8.1.2	Cont.	
and 8.13	X Direction - Did Any Bit Errors Occur?	
500	No Z	
	Yes Address	Bits
	4. 200	:

CODE IDENT NO. DWG NO. SIZE 94990 Government Electronics Division 12-P13676B Α 8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252 REVISION X3 6 SHEET SCALE


AV-2-B-199H-100A-3 69 DWG FORMAT

NGOTOROLA INC.

VIBRATION TEST

Agrospace Contor.	•	A" AC
Sheet of Date 4/20/7/		
Project 3717 Unit MEMORY	8	
Serial No. 00		/ Ď
Operator J Brandful		
Observer L. GRESS	B.	
Cycle Time 17 12 Freq. 5 to 2000 cps.	5/12 Drive Monitor	YA .
Reason for test	Sig. Gen	Accel
5-25117 Q ISPA 24-110 H7 Q 156-	110-2000HZ	Q7,56


	J-2_112						
Axis	Start	Time Step	Total Time		RMS, MV E	RMS G'S	Remarks
1	1100	1002	7000		34	814	SHAPED RANDOM AbisE
1 A	1020	i i	100		0.5	15-7.5 Pic	5-2000-5 HZ
				:			
					.'		
				,			
					•		
							1
-		1					1



MOTOROLA INC. Government Electronics Division Aerospace Center.


VIBRATION TEST


Sheetof Date	
Project 717 Unit ME MORY	•
Serial No. 60	
Operator)	
Operator) Observer L. GREEN	
Cycle Time Freq. 5 to 200 cps.	1
Reason for test	



Drive Monitor · Sig. Gen ____ Accel_

Axis	Time Start	Time Stop	Total Time		. Е	G	Remarks 5-2002 HZ
A	083/10	747	1) 4		15	15-2,5	5-2000 HZ
1+	100	(0)	2 44			6,413,45	SHAPED RANDOM
13	2.7		17=8		. 5	15-7,5	SHIPED RAINDONT NOISE
P ₂		(12	700			8,4	SHAPED RAMDOMY NOISE
	12	,	2.5		· ·	=,4	11 11 //
				·		1	g ·
							,
and the second second						·	,
	1						
		 					
	-						
							.95
							. **
	 	 	 	<u></u>			
-							
-	 	-					
	 	 	-				
-	-	 	 				
	1	1	1	i	l	1	






PROJECT 3917 UNIT MEPIONY SER. NO. 001 B AXIS FREQ. RANGE 5-2000 HZ 11-2920000 10000 FREQUENCY IN CYCLES PER SECOND

MOTOROLA INC. Government Flectronics Division Aerospace Conter.

VIBRATION TEST

Sheet / of / Date 4-29-72
Project 9/7 Unft. P. R. A. S. A. 1
Serial No
Operator O. Smith
Observer L GREEN
Cycle Time Freq. 5 to 2k cps.
Passon for test



Drive Monitor	13
Sig. Gen	Accel / 3

Axls	Time Start	Time	Total Time		/IY EDA	G	Remarks	
2	36	140	420	·	, 5	15 \$ 7.5	Remarks 5-2KHZ	PLOT
2	753	155	2 00			8,4 RMS	SHAPED RANDON	NOISE
	004	006	200			8,4 RMS		/1
X	1007		2 00	1		8.4 RMS	11 1.	′,
X	1012	1076	4-20		,5		5-2KHZ	PLOT
Y	1549	053	420		,5	<u> </u>	5-2kH=	
Y		1/20	200		·	7.4 RMS	SHAPIED RAILDOW	NOISIS
					,			
				_	,		<u> </u>	
					,			
	<u> </u>	<u> </u>		-				
					,			
						ļ		
	<u> </u>							
	-					ļ ·		
		 	<u> </u>					
		-						
:								
							·	


II - 31


PROJECT_

SAMPLE (LOOP) TIME_____SECONDS X and/or Zaxis ILTER B.W. 1.5 HZ SCAN RATE 1.125HZ AVG. TIME 1.10SECONDS 2.10.HZ SCAN RATE 2.25HZ AVG. TIME 2.10SECONDS 3.20 HZ SCAN RATE 3.50HZ AVG. TIME 3.10SECONDS 4.50 HZ SCAN RATE 1.25HZ AVG. TIME 4.10SECONDS 10-10 .. 100-2K BRATION TOLE ANGEL STEEL TO DB

II-32

PROJECT 3917 UNITLIPERASMI SER NO -- 001





/

												,
				Unit	LP	PA	SM	ME	MOR		Project 917	ole (1) (2) (2)
				Mode					61	3_	Specification 12-136.754)TP
_				Seria	مين	200	/				Operator MAINTINS	
	IGH VACU	UM T	EST	Vacu	um Syste	m No.	3				Observer. / ENGHEL TUE.	≥ [2
1/6	CUUM		77	/	7	7	7	$\overline{/}$	7	7		
7	NLY			/. /	/ /	/ /	′ /	/ /	/ /	/ /		
	an anglinders are a		/ /									
	<u> </u>			/ 	/ /	<u> </u>	· {	<u>/</u>	/ 	/ 		
TIME	PRESSURE (mm Hg A)										REMARKS	
0745	AMB										START PUMPIN	6
0755	6.7x105											<u></u>
	3.0×103											
	1.8 × 165											
0930	1.3 x 10											
1000	1.0 × 105											
10.30	P.L.XIC										Vent to 17/11	, i
1032	MIB										RELL JAK OPENE	<i>(</i>)
											END TEST	!
											!	\
				ļ		.						
				ļ								
		ļ		ļ								
				1								
				ļ								
							.]	 12-35			Kr	
МОТОНО	LA/UED K0166	1/69		i							Page	ol ,



SHOCK TEST (DROP)

Sheet _	of	15	86								• •	٠		,	•	Date	5	<u>-2</u>	<u>-72</u>	2_		•
Project	39	12			•						•				A	-2				4	2	
Unit _	Me	1305°	37	5	אי.	01														,	·2 ·	
Operato	or A	loca	C150	221								_				/						
Observe	or <u> </u>	Ę,	12 15	EN)	-	• •			B-1		7					<i>-</i> 1		3	<u>×</u> ,	- B	-2	
Vibrat:									4							/)			
No. of	drops	on es	ach 1	vio aco	1	tilat	of	3	P.L.	-1 acl	ρι	else	din	alion		. <i>J</i> e	Hal) of	6 jp.1	r fu	nit	
Accelo	ration	_3	<u>) g</u>		20	ne	•								Α.	,		O				
Durat1	on <u>.</u>	25 1 2- 1	Mill	isec:	onds			_														
		~-b	, 115.	\bigcap		~/	12 m	5~				····		,	,	γ	r	 				ı
Axia	Face	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
	1			1		1												<u> </u>	ļ	ļ		-
A	2																 		<u> </u>	ļ		
	ı																	ļ	<u> </u>			
В	2	1					1											<u> </u>		ļ		
	1		1					1				<u> </u>			<u> </u>	ļ	ļ		 			
C	2										<u> </u>						<u> </u>	<u> </u>	<u> </u>			
Rómark	(8 <u>[</u>	1115)	In	<i>.</i>	レル	<u>1,1 b</u>	ge	<u>:11</u>	<u> xvč</u>	21	2	mac	<u> </u>	1.18	2. 12. juli	. S.) 1	1 <i>B1</i>	متاح	<u>0,2,K</u>	بردا
***************************************			./		1	11	1.	2	///	//								_				•
· · · · · · · · · · · · · · · · · · ·	1/2	<u> </u>		1	L51_	1 / 13	gs	6231 <u>.</u>	ch		0 5	Les	Charles	/"/	ul	<u> 170 î</u>	':a			8P.F	<u> C21</u>	Ç
			_ 	/ 1:cx	1	Les	<u> </u>	L ?	2	3 %	1/2 11	·	1						······································	,		-
мотон	IOLA/GED	K0153	1 /69	J						II -3	36		•						٠			,

APPENDIX III ACCEPTANCE TEST PROCEDURES

,										Υ.	-	F\/ P	014	A A A											******
# APPLIC				4		-						EVI		JN:	5					A T			100	DO: 4	<u> </u>
NEXT ASSEMBLY	US	ED (N	_	.TR	-	~~ .		. 4 /			<u>IPTI</u>						+		ATE		_		ROV	FD
					X.Z		2 N	1771	AL	<i>K.</i>	F. X		15	<u> </u>				_	2 -2	4	/2.	7	<u>. 6</u>	<u> </u>	<u>ad</u>
																						1			
					٠.																				
																		١							
ASTERISK INDICATES D	ATA																•								
WHICH IS NONMANDATO - FOR INFORMATION OF	ILY.									•															
				•																					
						•																			
																	•								
							,																		
locy		Τ		<u> </u>	<u> </u>					-	Т		Т	7		<u> </u>	T	T	_	Т	1	1	T	1	T
REV									+	+	+	+-	+-	+	+	+	+	+	+	+	+	+	+	+	+-
SHEET	,				_					+	+	+	+-	+	+	+	+	+	+	+	+	+	+	+-	+
REV STATUS REV		-	\vdash						\dashv	+	+	+	+	+	+-	+	+	+	+	+	+	+	+	+	+-
				لبا	اب		<u> </u>				Ц.,								<u> </u>	Щ,	<u> </u>		1		
FOR ASSOCIATED LIST	SSEE							<u></u>			<u> </u>			-			<u>. </u>								
INTERPRET DRAWING I								RESC	RIBEC	BY								•							
UNLESS OTHERWISE SP ALL DIMENSIONS AR	ECIFIED F IN			н.	Twe	ped				M	01	roi	RC)L	A	IN	C.	,						_ RO	
INCHES AND END USE TOLERANCES SEE N	, FOR	L	(BY							Gov	ernn	nent	Elec	tro	nics	Divi	sion	/	SCO	1 131	ALE	., Al	RIZU	NA 8	5252
TOLERANCES SEE N	UIL	MFC				PRO NO.)]	3917			A.C	CEPI	PAN	CE.	ፐ ደድ	T P	ROC	EDU	RE	FOR	PL	ATE	D		
MATERIAL:				NA S	5-2	201	55				WT	RE I	ST:M	ORY	ST	ACK								MOO	,
		RE	EASI CE	£								X								144	DI	GIT	7.7	NES)
2		API	PROV	<u>ED)</u>	<u> </u>	7	ATE	124	7,	SIZE		CODE). D	WG.	NO							
			$\leq /$	W	m	<u>~</u>			14	Α		9	145	991	U	-			12	-P1	100	5C		_	
l .		IAPI	PROV	ED)ATE			CAL	_				_					HEE		_	_		

AV-1-C-199H-100A-7/70 DWG FORMAT

III=1 -(a)

1.0	SCOPE	
1.1	This test procedure specifies the electrical tests to be performed	
	on all Ol-P13660B plated wire memory stacks.	
2.0	APPLICABLE DOCUMENTS	
2.1	Drawing No. 69-P13667B, Interconnection Diagram.	
2.2	Drawing No. 01-P13660B, Memory Stack Assembly.	
2.3	Schematic Diagram for Word Drive Test Adapter Box.	
3.0	REQUIREMENTS	
3.1	TEST EQUIPMENT	
3.1.1	Program generator capable of generating the test pattern shown in	
	Figure 5.	
3.1.2	Digit current generator capable of generating the digit currents	
	specified in Sections 3.4.2 and 3.4.3 and Figure 3.	
3.1.3	Word current generators capable of generating word currents specifie	d
	in Sections 3.4.2 and 3.4.3 and Figure 3.	
3.1.4	Oscilloscope, Tektronia 547 with 1Al plug-in.	
3.1.5	Current probe, Tektronix 6046 with 145 plug-in.	
3.1.6	Digit line interface board.	
3.1.7	Word line interface board.	
3.1.8	Word drive test adapter box.	
3.2	STACK TESTER/ADAPTER BOX/STACK INTERCONNECT	

MOTOROLA INC. Government Electronics Division	SIZE	9499	O DWG NO.	12 - P11005C		
8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252 P	SCALE		REVISION		SHEET 2	_

AV-2-B-199H-100A-3/69 DWG FORMAT

III-2

- 3.2.1 The interconnections between the EH8500 Stack Tester, the Word Drive Test Adapter Box and the Word Line Interface Board are shown in Figure 1.
- 3.3 WORD LINE MATRIX AND ADDRESSING
- 3.3.1 The transistor switch matrix for a memory plane is shown in Figure 2.

 The address matrix for all word lines in the stack is given in Table 1.
- 3.4 TEST CONDITIONS
- 3.4.1 Sense Termination

The sense lines are to be terminated in the Z_0 of the sense lines when monitoring output signals ($Z_0 = 100 \pm 5$ ohms). The terminating resistors are mounted on the Digit Line Adapter Board.

3.4.2 Current Pulse Waveforms

The current pulse waveforms (as shown in Figure 3) are to be set up initially using a current probe to monitor the word and digit currents at the locations shown in Figure 4. The amplitudes of all currents are given in Figure 3 and Section 3.4.3.

- 3.4.2.1 The overshoot on any current shall be less than 2% of the specified current amplitude.
- 3.4.2.2 Pulse to aberrations on any current shall be less than 2% of the specified current amplitude.
- 3.4.2.3 The droop on any current shall be less than 2% of the specified current amplitude.

ŀ	MOTOROLA INC.	SIZE	CODE IDENT	NO. DWG	NO.			
	Government Electronics Division	Α	94990)	12-P110	05C	•	
	8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252	SCALE	l IF	REVISION		SHEET	3	
1								

AU 0 D 1 H 1004-3/69 DWG FOR"AT

3.4.2.4 The overlap of word and digit currents is specified in Figure 3.

3.4.2.5 All times specified are + 2% or one nanosecond, whichever is greater.

3.4.3 Current Amplitudes

Current amplitudes are in milliamperes \pm 1%, as measured at mid-point of the flat top.

3 4.3.1 Read Current = I = 490 ma.

3.4.3.1 Write Currents:

Word Current = I = 490 ma.

		+25°C	+95°C	-45°C
Digit Current	IDWl	42.5	37.0	50.0
Digit Current	I _{DW2}	40.5	35.0	47.5

3.4.3.3 Disturb Currents:

Word Current = IWD = 540 ma

	+25°C	+95°C	-45°C
Digit Current I _{DD1}	47.0	41.0	55.5
Digit Current I _{DD2}	49.5	43.0	58.5

3.4.4 Temperature Testing

All electrical tests shall be performed at the three temperatures.

The tests shall be run in the following order.

REVISION

Government Electronics Division

and f w. power | post

SIZE | CODE IDENT NO. DWG NO.

94990

12-P11005C

SHEET L

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

SCALE |R

- 3.4.4.1 Test all outputs at $25 \pm 2^{\circ}$ C. Peak amplitude of output shall be 5 millivolts minimum.
- 3.4.4.2 Test all outputs at +95 ± 2°C. Peak amplitude of all outputs shall be 5 millivolts minimum.
- 3.4.4.3 Test all outputs at $-45 \pm 2^{\circ}$ C. Peak amplitude of all outputs shall be 5 millivolts minimum.
- 3.4.5 Test Pattern

The test pattern shall be as shown in Figure 5.

MOTOROLA INC.
Government Electronics Division

on

CODE IDENT NO. DWG NO. 94990

12-P11005C

8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252

SCALE


SIZE


A


REVISION

SHEET 5

AV-2-B-199H-100A-3/69 DWG FORMAT







 $D_r = D_f = 80 \pm 5$ nanoseconds, 10% to 90%

 $D_{\rm w}$ = 220 ± 10 nanoseconds, between 50% points.

 $D_{\rm D}$ = 200 ± 10 nanoseconds, between 50% points.

 $W_r = W_t = 90 \pm 5$ nanoseconds, 10% to 90%.

 $W_w = 200 \pm 10$ nanoseconds, between 50% points.

 $W_D = 100 \pm 5$ nanoseconds, between 50% points.

FIGURE 3: Current Waveforms

CODE IDENT NO. DWG NO. SIZE 94990 Government Electronics Division A 12-P11005C 8201 E. McDOWELL ROAD SCOTTSDALE, ARIZONA 85252 SCALE REVISION SHEET

V.2.B.100H-1004-3/80 DWG FORMAT

III-8

